This Article 
 Bibliographic References 
 Add to: 
A Low-Power CAM Design for LZ Data Compression
October 2000 (vol. 49 no. 10)
pp. 1139-1145

Abstract—Low-power and high-performance data compressors play an increasingly important role in the portable mobile computing and wireless communication markets. Among lossless data compression algorithms for hardware implementation, LZ77 is one of the most widely used. For real-time communication, some hardware LZ compressors/decompressors have been proposed in the past. Content addressable memory (CAM) is widely considered as the most efficient architecture for pattern matching required by the LZ77 compression process. In this paper, we propose a low-power CAM-based LZ77 data compressor. By shutting down the power for unnecessary comparisons between the CAM words and the input symbol, the proposed CAM architecture consumes much lower power than the conventional ones without noticeable performance penalty. Moreover, using the proposed conditional comparison mechanism and the novel CAM cell with the NAND-type matching logic, on average we have close to two orders of improvement on power consumption, i.e., a reduction of more than 98 percent for 8-bit words. Speed is sacrificed if we use the NAND-type matching logic, but the NAND-type logic and the NOR-type logic can be combined to provide the best solution that balances power and delay. Our approach also can be applied to general-purpose CAMs which use the valid bits, so far as the proposed design techniques are adopted.

[1] J. Ziv and A. Lempel, "A Universal Algorithm for Sequential Data Compression," IEEE Trans. Information Theory, vol. 23, no. 3, pp. 337-343, 1977.
[2] S. Jones, “100 Mbit/s Adaptive Data Compressor Design Using Selectively Shiftable Content-Addressable Memory,” IEE Proc. Pt. G, vol. 139, pp. 498-502, Aug. 1992.
[3] B.W.Y. Wei, R. Tarver, J.-S. Kim, and K. Ng, “A Single Chip Lempel-Ziv Data Compressor,” Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS), pp. 1,953-1,955, May 1993.
[4] C.-Y. Lee and R.-Y. Yang, “High-Throughput Data Compressor Designs Using Content Addressable Memory,” IEE Proc.-Circuits Devices Systems, vol. 142, pp. 69-73, Feb. 1995.
[5] S. Henriques and N. Ranganathan, “A Parallel Architecture for Data Compression,” Proc. IEEE Int'l Symp. Parallel and Distributed Processing, pp. 260-266, Dec. 1990.
[6] N. Ranganathan and S. Henriques, “High-Speed VLSI Designs for Lempel-Ziv-Based Data Compression,” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 40, pp. 96-106, Feb. 1993.
[7] B. Jung and W. Burleson, “A VLSI Systolic Array Architecture for Lempel-Ziv-Based Data Compression,” Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS), pp. 65-68, May 1994.
[8] S.-A. Hwang and C.-W. Wu, “Area-Efficient High-Speed Systolic Arrays for Lempel-Ziv Data Compression,” Proc. Sixth VLSI Design/CAD Symp., pp. 212-215, Aug. 1995.
[9] S.-A. Hwang and C.-W. Wu, “C-Testable Systolic Array Design for LZ Data Compression,” Proc. Eighth VLSI Design/CAD Symp., pp. 81-84, Aug. 1997.
[10] J. Chang, H.J. Jih, and J.W. Liu, “A Lossless Data Compression Processor,” Proc. Fourth VLSI Design/CAD Workshop, pp. 134-137, Aug. 1994.
[11] W.R. Daasch, “Inexact Match Associative Memory Cell,” Electronics Letters, vol. 27, pp. 1,623-1,625, 1991.
[12] N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 1994.
[13] T.C. Bell, J.G. Cleary, and I.H. Witten, Text Compression.Englewood Cliffs, N.J.: Prentice Hall, 1990.

Index Terms:
Associative memory, content addressable memory, data compression, low power design, LZ77 algorithm, semiconductor memory.
Kun-Jin Lin, Cheng-Wen Wu, "A Low-Power CAM Design for LZ Data Compression," IEEE Transactions on Computers, vol. 49, no. 10, pp. 1139-1145, Oct. 2000, doi:10.1109/12.888055
Usage of this product signifies your acceptance of the Terms of Use.