This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A New Class of Sequential Circuits with Combinational Test Generation Complexity
September 2000 (vol. 49 no. 9)
pp. 895-905

Abstract—We introduce a new class of sequential circuits with combinational test generation complexity which we call internally balanced structures. It is shown that sequential circuits can be classified by their structure as follows: {sequential circuits of acyclic structure} ⊃ {sequential circuits of internally balanced structure} ⊃ {sequential circuits of balanced structure} and that internally balanced structures allow test generation with combinational test generation complexity. On the other hand, if finite state machines (FSMs) are classified by their realization possibility, it can be shown that {FSMs which can be realized as a sequential circuit of acyclic structure} = {FSMs which can be realized as a sequential circuit of internally balanced structure} ⊃ {FSMs which can be realized as a sequential circuit of balanced structure}. Hence, any FSM realizable with acyclic structure can be also realized with internally balanced structure which allows test generation with combinational test generation complexity. In addition, we discuss the definition of test generation possibility with combinational test generation complexity and introduce a new definition which covers the previous narrow definition. Finally, we study applications to design for testability based on the partial scan and to test generation time reduction for sequential circuits in general, using characteristics of the internally balanced structures. The experimental results shows the effectiveness of this approach.

[1] H. Fujiwara, Logic Testing and Design for Testability. MIT Press, 1985.
[2] M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. Computer Science Press, 1990.
[3] R. Gupta, R. Gupta, and M.A. Breuer, The BALLAST Methodology for Structured Partial Scan Design IEEE Trans. Computers, vol. 39, pp. 538-544, 1990.
[4] A. Balakrishman and S.T. Chakradhar, “Sequential Circuits with Combinational Test Generation Complexity,” Proc. IEEE Int'l Conf. VLSI Design, pp. 111-117, Jan. 1996.
[5] J. Mao, K. Mohiuddin, and A.K. Jain, "Parsimonious Network Design and Feature Selection Through Node Pruning," Proc. 12th ICPR,Jerusalem, pp. 622-624, 1994.
[6] C.E. Leiserson and J.B. Saxe, “Retiming Synchronous Circuitry,” Algorithmica, vol. 6, pp. 5-35, 1991.
[7] K.T. Cheng and V.D. Agrawal, Partial Scan Method for Sequential Circuits with Feedback IEEE Trans. Computers, vol. 39, pp. 544-548, 1990.
[8] R. Gupta and M.A. Breuer, “Testability Properties of Acyclic Structures and Applications to Partial Scan Design,” Proc. IEEE VLSI Test Symp., pp. 49-54, 1992.
[9] D. KIagaris and S. Tragoudas, “Partial Scan with Retiming,” Proc. Design Automation Conf., pp. 249-254, 1993.
[10] S. Dey and S.T. Chakradhar, “Design of Testable Sequential Circuits by Repositioning Flip-Flops,” J. Electronic Testing: Theory and Applications, vol. 7, pp. 105-114, 1995.
[11] T. Takasaki, T. Inoue, and H. Fujiwara, “Partial Scan Design Methods Based on Internally Balanced Structure,” Proc. Asia and South Pacific Design Automation Conf., pp. 211-216, Feb. 1998.
[12] A. Balakrishnan and S.T. Chakradhar, “Software Transformations for Sequential Test Generation,” Proc. IEEE Asian Test Symp., pp. 266-272, Nov. 1995.
[13] A. El-Maleh, T.E. Marchok, J. Rajski, and W. Maly, “Behavior and Testability Preservation under the Retiming Transform,” IEEE Trans. Computer-Aided Design, vol. 16, no. 5, pp. 528-543, May 1997.
[14] S. Ohtake, T. Inoue, and H. Fujiwara, “Sequential Test Generation Based on Circuit Pseudo-Transformation,” Proc. 1997 IEEE Asian Test Symp., pp. 62-67, Nov. 1997.

Index Terms:
Balanced structure, complexity, design for testability, partial scan, reducibility, sequential circuits, test generation.
Citation:
Hideo Fujiwara, "A New Class of Sequential Circuits with Combinational Test Generation Complexity," IEEE Transactions on Computers, vol. 49, no. 9, pp. 895-905, Sept. 2000, doi:10.1109/12.869321
Usage of this product signifies your acceptance of the Terms of Use.