This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On the Adaptation of Viterbi Algorithm for Diagnosis of Multiple Bridging Faults
June 2000 (vol. 49 no. 6)
pp. 575-587
ASCII Text
x 
 
C. Thibeault, "On the Adaptation of Viterbi Algorithm for Diagnosis of Multiple Bridging Faults," IEEE Transactions on Computers, vol. 49, no. 6, pp. 575-587, June, 2000.
 
 
BibTex
x
 
@article{ 10.1109/12.862217,
author = {C. Thibeault},
title = {On the Adaptation of Viterbi Algorithm for Diagnosis of Multiple Bridging Faults},
journal ={IEEE Transactions on Computers},
volume = {49},
number = {6},
issn = {0018-9340},
year = {2000},
pages = {575-587},
doi = {http://doi.ieeecomputersociety.org/10.1109/12.862217},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - JOUR
JO - IEEE Transactions on Computers
TI - On the Adaptation of Viterbi Algorithm for Diagnosis of Multiple Bridging Faults
IS - 6
SN - 0018-9340
SP575
EP587
EPD - 575-587
A1 - C. Thibeault,
PY - 2000
KW - Integrated circuits
KW - diagnosis
KW - multiple faults
KW - bridging faults
KW - Delta ${\rm I}_{DDQ}$
KW - probabilistic signatures.
VL - 49
JA - IEEE Transactions on Computers
ER -
 

Abstract—This paper proposes a very efficient method to diagnosis multiple bridging faults. This method is based on differential or Delta ${\rm I}_{DDQ}$ probabilistic signatures, as well as on the Viterbi algorithm, mainly used in telecommunications systems for error correction. The proposed method can be seen as a significant improvement over an existing one based on maximum likelihood estimation. The use of the (adapted) Viterbi algorithm allows us to take into account additional information not considered previously. The existing and the proposed method are first described. Then, simulation and experimental results are presented to validate the concept in the context of double faults. Bounds on false diagnosis probability are also provided, estimating the number of test/diagnosis vectors required to reach a given diagnosis reliability for a given number of gates. The bounds allow us to show that this probability exponentially decreases with the number of test vectors and that for, a given value of this probability, the number of vectors required is O(log2(G)), where G is the number of gates.

[1] IEEE Test Technology Technical Committee, “A D&T Roundtable: Deep-Submicron Test,” IEEE Design and Test of Computers, vol. 13, no. 3, pp. 102-108, Fall 1996.
[2] E. Isern and J. Figueras, "IDDQTest and Diagnosis of CMOS Circuits," IEEE Design and Test of Computers, vol. 12, no. 4, pp. 60-67, Winter 1995.
[3] R. Aitken, "Diagnosis of Leakage Faults with IDDQ," J. Electronic Testing: Theory and Applications, Vol. 3, Dec. 1992, pp. 362-371.
[4] R.C. Aitken, “Faults Location with Current Monitoring,” Proc. Int'l Test Conf., pp. 623-623, 1991.
[5] J.M. Soden and R.E. Anderson, “IC Failure Analysis: Techniques and Tool for Quality and Reliability Improvement,” Proc. IEEE, vol. 81, no. 5, pp. 703-715, May 1994.
[6] T. Lee et al., “Circuit-Level Dictionaries of CMOS Bridging Faults,” Proc. IEEE VLSI Test Symp., pp. 386-391, 1994.
[7] J.A. Waicukauski and E. Lindbloom, "Failure Diagnosis of Structured VLSI," IEEE Design&Test of Computers, Vol. 6, No. 4, Aug. 1989, pp. 49-60.
[8] S. Chakravarty and M. Liu, “Algorithms for IDDQ Measurement Based Diagnosis of Bridging Faults,” J. Electronic Testing: Theory and Applications, vol. 3, no. 4, pp. 377-386, Dec. 1992.
[9] J.M. Soden and C.F. Hawkins, "Identifying Defects in Deep-Submicron CMOS ICs," IEEE Spectrum, Sept. 1996, pp. 66-71.
[10] S.P. Athan, D.L. Landis, and S.A. Al-Arain, “A Novel Built-In Current Sensor for IDDQ Testing of Deep Submicron CMOS ICs,” Proc. IEEE VLSI Test Symp, pp. 118-123, 1996.
[11] J.G. Proakis, Digital Communications, third ed. New York: McGraw-Hill, 1983.
[12] A. Gattiker and W. Maly, "Current Signatures," Proc. VLSI Test Symp., IEEE CS Press, 1996, pp. 112-117.
[13] F. Brglez and H. Fujiwara, “A Neutral Netlist of 10 Combinatorial Benchmark Circuits and a Target Translator in FORTRAN,” Proc. Int'l Soc. Computer-Aided Surgery, pp. 695-698, 1985.
[14] C. Thibeault, "A Novel Probabilistic Approach for IC Diagnosis Based on Differential Quiescent Current Signatures," Proc. IEEE VLSI Test Symp., IEEE Press, Piscataway, N.J., 1997, pp. 80-85.
[15] R. Rodríguez-Montañés, E.M.J.G. Bruls, and J. Figueras, "Bridging Defects Resistance Measurements in a CMOS Process," Proc. Int'l Test Conf. (ITC 92), IEEE Press, Piscataway, N.J., 1992, pp. 892-896.
[16] A.H. Bowker and G.J. Lieberman, Engineering Statistics, second ed. Englewood Cliffs, N.J.: Prentice Hall, 1972.
[17] S.M. Ross, Introduction to Probability Models, third ed. Orlando, Fla.: Academic Press, 1985.
[18] A. Gattiker and W. Maly, "Current Signatures: Applications," Proc. IEEE Int'l Test Conf.(ITC 97), IEEE Press, Piscataway, N.J., 1997, pp. 156-165.
[19] P. Nigh et al., "An Experimental Study Comparing the Relative Effectiveness of Functional, Scan, IDDQand Delay Fault Testing," Proc. 15th IEEE VLSI Test Symp. (VTS 97), IEEE CS Press, Los Alamitos, Calif., 1997, pp. 459-464.
[20] C. Thibeault, “On the Current Behavior of Faulty and Fault-Free ICs and the Impact on Diagnosis,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance., pp. 202-210, 1998.
[21] C. Thibeault, “On the Comparison of Delta Iddq and Iddq Testing,” Proc. IEEE VLSI Test Symp., pp. 143-150, 1999.
[22] IEEE Test Technology Technical Committee, “Sematech Experiment Roundtable,” IEEE Design and Test of Computers, vol. 15, no. 1, p. 89, Jan.-Mar. 1998.
[23] T.W. Williams et al., "Iddq Test: Sensitivity Analysis of Scaling," Proc. Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1996, pp. 786-791.
[24] C. Thibeault, “Increasing Current Testing Resolution,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance, pp. 126-134, 1998.
[25] C. Thibeault and L. Boisvert, “Diagnosis Method Based onΔIddq Probabilistic Signatures: Experimental Results,” Proc. IEEE Int'l Test Conf., pp. 1,019-1,026, 1998.
[26] I. Koren and Z. Koren, “Defect Tolerance in VLSI Circuits: Techniques and Yield Analysis,” Proc. IEEE, vol. 86, no. 9, pp. 1,819-1,838, Sept. 1998.
[27] P. Nigh et al., "Failure Analysis of Timing and IDDQ: Only Failures from the SEMATECH Test Methods Experiment," Proc. IEEE Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1998, pp. 43-52.
[28] A. Kinra, A. Mehta, N. Smith, J. Mitchell, and F. Valente, “Diagnostic Techniques for the UltraSPARC™Microprocessors,” Proc. IEEE Int'l Test Conf., pp. 480-486, 1998.
[29] J. Saxena et al., "On Applying Non-Classical Defect Models to Automated Diagnosis," Proc. Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1998, pp. 748-757.
[30] Y.C. Hsu and S.K. Gupta, “A New Path-Oriented Effect-Cause Methodology to Diagnose Delay Failures,” Proc. IEEE Int'l Test Conf., pp. 758-767, 1998.
[31] I. Pomeranz and S. Reddy, “A Diagnostic Test Generation Procedure for Synchronous Sequential Circuits Based on Test Elimination,” Proc. IEEE Int'l Test Conf., pp. 1,074-1,083, 1998.
[32] D. Lavo, T. Larrabee, B. Chess, and I. Hartanto, “Probabilistic Mixed-Model Fault Diagnosis,” Proc. IEEE Int'l Test Conf., pp. 1,084-1,093, 1998.
[33] V. Boppana and M. Fujita, “Modeling the Unknown! Towards Model-Independent Fault and Error Diagnosis,” Proc. IEEE Int'l Test Conf., pp. 1,094-1,101, 1998.
[34] J.M. Soden, R.E. Anderson, and C.L. Henderson, “IC Failure Analysis: Magic, Mystery, and Science,” IEEE Design and Test of Computers, vol. 13, no. 3, pp. 59-69, July-Sept. 1998.
[35] D. Staab and E.R. Hnatek, “Diagnosing IC Failures in a Fast Environment,” IEEE Design and Test of Computers, vol. 13, no. 3, pp. 70-75, July-Sept. 1998.
[36] D.P. Vallett, “IC Failure Analysis: The Importance of Test and Diagnostics,” IEEE Design and Test of Computers, vol. 13, no. 3, pp. 76-82, July-Sept. 1998.
[37] K.M. Bulter et al., “Automated Diagnosis in Testing and Failure Analysis,” IEEE Design and Test of Computers, vol. 13, no. 3, pp. 83-89, July-Sept. 1998.
[38] R.C. Aitken, “Modeling the Unmodelable: Algorithmic Fault Diagnosis,” IEEE Design and Test of Computers, vol. 13, no. 3, pp. 98-103, July-Sept. 1998.
[39] H. Takahashi, N. Yanagida, and Y. Takamatsu, “Enhancing Multiple Fault Diagnosis in Combinatorial Circuits Based on Sensitized Paths and EB Testing,” Proc. IEEE Fourth Asian Test Conf., pp. 58-64, 1995.
[40] P. Nigh, D. Forlenza, and F. Motika, "Application and Analysis of IDDQ Diagnostic Software," Proc. IEEE Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1997, pp. 319-327.
[41] L. Boisvert, “Validation d'une méthode de diagnostic basée sur les signatures probabilistes deΔIddq,” master's thesis (in French),École de technologie supérieure, Montréal, Canada, 1998.

Index Terms:
Integrated circuits, diagnosis, multiple faults, bridging faults, Delta ${\rm I}_{DDQ}$, probabilistic signatures.
Citation:
C. Thibeault, "On the Adaptation of Viterbi Algorithm for Diagnosis of Multiple Bridging Faults," IEEE Transactions on Computers, vol. 49, no. 6, pp. 575-587, June 2000, doi:10.1109/12.862217
Usage of this product signifies your acceptance of the Terms of Use.