This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Self-Checking Detection and Diagnosis of Transient, Delay, and Crosstalk Faults Affecting Bus Lines
June 2000 (vol. 49 no. 6)
pp. 560-574

Abstract—We present a self-checking detection and diagnosis scheme for transient, delay, and crosstalk faults affecting bus lines of synchronous systems. Faults that are likely to result in the connected logic sampling incorrect bus data are on-line detected. The position of the affected line(s) within the considered bus is identified and properly encoded. The proposed scheme is self-checking with respect to a realistic set of possible internal faults, including node stuck-ats, transistor stuck-ons, transistor stuck-opens, resistive bridgings, transient faults, delays and crosstalks.

[1] M. Nicolaidis, “Scaling Deeper to Submicron: On-Line Testing to theRescue,” Proc. IEEE Int'l Test Conf., p. 1,139, 1998.
[2] C. Metra, M. Favalli, and B. Riccò, "Online Detection of Logic Errors Due to Crosstalk, Delay and Transient Faults," Proc. Int'l Test Conf. (ITC 98), IEEE Press, Piscataway, N.J., 1998, pp. 524-533.
[3] Fault Tolerant Computing: Theory and Techniques, D.K. Pradhan, ed. Englewood Cliffs, N.J.: Prentice Hall Int'l, 1986.
[4] Y.N. Shen, H. Kari, S.S. Kim, and F. Lombardi, “Scheduling Policies for Fault Tolerance in a VLSI Processor,” Proc. IEEE Int'l Workshop Defect and Fault Tolerance in VLSI Systems, pp. 1-9, 1994.
[5] W.C. Carter and P.R. Schneider, “Design of Dynamically Checked Computers,” Proc. Int'l Federation Information Processing '68, pp. 878-883, 1968.
[6] C. Metra, M. Favalli, P. Olivo, and B. Riccò, “On-Line Detection of Bridging and Delay Faults in Functional Blocks of CMOS Self-Checking Circuits,” IEEE Trans. Computer-Aided Design, vol. 16, pp. 770-776, July 1997.
[7] J.C. Lo, “A Novel Area-Time Efficient Static CMOS Totally Self-Checking Comparator,” IEEE J. Solid State Circuits, vol. 28, pp. 165-168, Feb. 1993.
[8] H. You and M. Soma, “Crosstalk and Transient Analysis of High-Speed Interconnects and Packages,” IEEE J. Solid State Circuits, vol. 26, pp. 319-329, Mar. 1991.
[9] F. Moll and A. Rubio, “Methodology of Detection of Spurious Signals in VLSI Circuits,” Proc. European Design and Test Conf., pp. 491-496, 1993.
[10] A.K. Goel, High -Speed VLSI Interconnections. New York: John Wiley&Sons, 1994.
[11] A. Vittal and M. Marek-Sadowska, “Crosstalk Reduction for VLSI,” IEEE Trans. VLSI Systems, vol. 16, pp. 290-298, Mar. 1997.
[12] W. Chen, S.K. Gupta, and M.A. Brueur, “Analytic Models for Crosstalk Delay and Pulse Analysis under Non-Ideal Inputs,” Proc. IEEE Int'l Test Conf., pp. 809-818, 1997.
[13] W. Chen, S.K. Gupta, and M. Breuer, "Test Generation in VLSI Circuits for Crosstalk Noise," Proc. Int'l Test Conf., (ITC 98), IEEE Press, Piscataway, N.J., 1998, pp. 641-650.
[14] M. Favalli and C. Metra, “Bus Crosstalk Fault Detection Capabilities of Error Detecting Codes for On-Line Testing,” IEEE Trans. VLSI Systems, vol. 7, pp. 392-396, Sept. 1999.
[15] C. Metra, M. Favalli, and B. Riccò, “Embedded Two-Rail Checkers with On-Line Testing Ability,” Proc. IEEE VLSI Test Symp., pp. 145-150, 1996.
[16] J.E. Smith and G. Metze, “Strongly Fault-Secure Logic Networks,” IEEE Trans. Computers, vol. 27, no. 6, pp. 491-499, June 1978.
[17] D.A. Anderson, “Design of Self-Checking Digital Network Using Coding Techniques,” Technical Report R-527, CSL, Univ. of Illi nois, 1971.
[18] C. Metra, M. Favalli, and B. Riccò, “Highly Testable and Compact Single Output Comparator,” Proc. IEEE VLSI Test Symp., pp. 210-215, 1997.
[19] P. Franco and E. McCluskey, "Online Delay Testing of Digital Circuits," Proc. 12th IEEE VLSI Test Symp. (VTS 94), IEEE CS Press, Los Alamitos, Calif., 1994, pp. 167-173.
[20] M. Favalli and C. Metra, "Sensing Circuit Online Detection of Delay Faults," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 4, no. 1, Mar. 1996, pp. 139-133.
[21] N. Gaitanis et al., "An Asynchronous Totally Self-Checking Two-Rail Code Error Indicator," Proc. IEEE VLSI Test Symp., IEEE CS Press, 1996, pp. 151-156.
[22] M. Nicolaidis, "Fault Secure Property Versus Strongly Code Disjoint Checkers," IEEE Trans. Computer-Aided Design, vol. 13, no. 5., pp. 651-658, May 1994.
[23] C. Metra, M. Favalli, and B. Riccò, “Compact and Highly Testable Error Indicator for Self-Checking Circuits,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 204-212, 1996.
[24] F.J. Ferguson and J.P. Shen, "Extraction and Simulation of Realistic CMOS Faults Using Inductive Fault Analysis," Proc. IEEE Int'l Test Conf., IEEE CS Press, 1988, pp. 475-484.
[25] S. Koeppe, “Optimal Layout to Avoid Stuck-Open Faults,” Proc. Design Automation Conf., pp. 829-835, 1987.
[26] C. Metra, M. Favalli, P. Olivo, and B. Riccò, “Design of CMOS Checkers with Improved Testability of Bridging and Transistor Stuck-on Faults,” J. Electronic Testing: Theory and Application, vol. 6, pp. 7-22, Feb. 1995.
[27] C. Metra, M. Favalli, and B. Riccò, "Online Testing Scheme for Clocks' Faults," Proc. IEEE Int'l Test Conf., IEEE CS Press, 1997, pp. 587-596.
[28] J. Shen, W. Maly, and F. Ferguson, “Inductive Fault Analysis of MOS Integrated Circuits,” IEEE Design and Test of Computers, pp. 26-33, Dec. 1985.
[29] H. Hao and E.J. McCluskey, "Resistive Shorts within CMOS gates," Proc. IEEE Int'l Test Conf., pp. 292-301, 1991.

Index Terms:
On-line testing, self-checking, diagnosis, transient faults, delay faults, crosstalk faults, bus lines.
Citation:
Cecilia Metra, Michele Favalli, Bruno Riccò, "Self-Checking Detection and Diagnosis of Transient, Delay, and Crosstalk Faults Affecting Bus Lines," IEEE Transactions on Computers, vol. 49, no. 6, pp. 560-574, June 2000, doi:10.1109/12.862216
Usage of this product signifies your acceptance of the Terms of Use.