This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Fault-Tolerant Processor Arrays Based on the 1$\frac{1}{2}$-Track Switches with Flexible Spare Distributions
June 2000 (vol. 49 no. 6)
pp. 542-552

Abstract—A mesh-connected processor array consists of many similar processing elements (PEs) which can be executed in both parallel and pipeline processing. For the implementation of an array of large numbers of processors, some fault-tolerant issues are necessary to enhance the (fabrication-time) yield and the (run-time) reliability. In this paper, we propose a fault-tolerant reconfigurable processor array using single-track switches like Kung et al.'s model in [1]. The reconfiguration process in our model is executed based on the concept of the “compensation path” like Kung et al.'s method, too. In our model, spare PEs are not necessarily put around the array, but are more flexibly put in the array by changing connections between spare PEs and nonspare PEs while retaining the connections among nonspare PEs in the same manner in Kung et al.'s model. The proposed model has such a desirable property that physical distances between logically adjacent PEs in the reconfigured array are within a constant, that is, independent of sizes of arrays. We show that the hardware overhead of the proposed model is a little greater than that of Kung et al.'s model, while the yield of the proposed model is much better than that of Kung et al.'s model.

[1] S.Y. Kung, S.N. Jean, and C.W. Chang, "Fault-Tolerant Array Processors Using Single-Track Switches," IEEE Trans. Computers, vol. 38, no. 4, pp. 501-514, Apr. 1989.
[2] R.C. Aubusson and I. Catt, “Wafer-Scale Integration—A Fault-Tolerant Procedure,” IEEE J. Solid-State Circuits, vol. 13, no. 3, pp. 339-344, June 1978.
[3] M.A. Fischetti, “Why Trilogy Dropped WSI,” IEEE Spectrum, p. 37, Oct. 1984.
[4] J.R. Turnbull, “An Analysis of the Interconnection Problem for WSI,” Wafer Scale Integration, C. Jesshope and W. Moore., eds., pp. 24-30, Adam Hilger, 1986.
[5] T.E. Mangir and A. Avizienis, “Fault-Tolerant Design for VLSI: Effect of Interconnection Requirements on Yield Improvement of VLSI Designs,” IEEE Trans. Computers, vol. 31, no. 7, pp. 609-615, July 1982.
[6] A.L. Rosenberg, “The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors,” IEEE Trans. Computers, vol. 32, no. 10, pp. 902-910, Oct. 1983.
[7] T. Leighton and E. Leiserson, “Wafer-Scale Integration of Systoric Arrays,” IEEE Trans. Computers, vol. 34, no. 5, pp. 448-461, May 1985.
[8] J.W. Greene and A. Gamal, "Configuration of VLSI Arrays in the Presence of Defects," J. ACM, vol. 41, no. 4, pp. 694-717, 1984.
[9] M. Sami and R. Stefanelli, “Reconfigurable Architectures for VLSI Processing Arrays,” Proc. IEEE, pp. 712-722, May 1986.
[10] M. Wang, M. Cutler, and S.Y.H. Su, “On-Line Error Detection and Reconfiguration of Array Processors with Two-Level Redundancy,” Proc. Compeuro '87, pp. 703-706, 1987.
[11] S.Y. Kuo and W.K. Fuchs, “Efficient Spare Allocation for Reconfigurable Arrays,” IEEE Design and Test, pp. 24-31, Feb. 1987.
[12] A.D. Singh, Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays IEEE Trans. Computers, vol. 37, no. 11, pp. 1398-1410, Nov. 1988.
[13] F. Distante, F. Lombardi, and D. Sciuto, “Array Partitioning: A Methodology for Reconfigurability and Reconfiguration Problems,” Proc. Int'l Conf. Computer Design, pp. 564-567, 1988.
[14] L. Jervis, F. Lombardi, and D. Sciuto, “Orthogonal Mapping: A Reconfiguration Strategy for Fault-Tolerant VLSI/WSI 2-D Arrays,” Proc. Int'l Workshop Defect Fault Tolerance VLSI Systems, vol. 7.4, Oct. 1988.
[15] C.W.H. Lam, H.F. Li, and R. Jayakumar, "A Study of Two Approaches for Reconfiguring Fault-Tolerant Systolic Arrays," IEEE Trans. Computers, vol. 38, no. 6, pp. 833-844, June 1989.
[16] J.H. Kim and S.M. Reddy, “On the Design of Fault-Tolerant Two-Dimensional Systoric Arrays for Yield Enhancement,” IEEE Trans. Computers, vol. 38, no. 4, pp. 515-525, Apr. 1989.
[17] R. Negrini, M.G. Sami, and R. Stefanelli, Fault-Tolerance through Reconfiguration of VLSI and WSI Arrays. MIT Press, 1989.
[18] I. Koren and A.D. Singh, “Fault Tolerance in VLSI Circuits,” Computer, pp. 73-83, July 1990.
[19] M. Chean and J.A.B. Fortes, "The Full-Use-of-Suitable-Spares (FUSS) Approach to Hardware Reconfiguration for Fault-Tolerant Processor Arrays," IEEE Trans. Computers, Vol. 39, No. 4, Apr. 1990, pp. 564-571.
[20] S. Dutt and J.P. Hayes, “Some Practical Issues in the Design of Fault-Tolerant Multiprocessors,” IEEE Trans. Computers, vol. 41, no. 5, pp. 588–598, May 1992.
[21] P. Mazumder and Y.S. Jih, “Restructing of Square Processor Arrays by Built-In Self-Repair Circuit,” IEEE Trans. Computer-Aided Design, vol. 12, no. 9, pp. 1,255-1,265, Sept. 1993.
[22] J.H. Kim and P.K. Rhee, “The Rule-Based Approach to Reconfiguration of 2-D Processor Arrays,” IEEE Trans. Computers, vol. 42, no. 11, pp. 1,403-1,408, Nov. 1993.
[23] S.K. Lu, S.Y. Kuo, and C.W. Wu, “Fault-Tolerant Interleaved Memory Systems with Two-Level Redundancy,” IEEE Trans. Computers, vol. 46, no. 9, pp. 1,028-1,034, Sept. 1997.
[24] R. Mazzaferri and T. M. Murray, “The Connection Network Class for Fault Tolerant Meshes,” IEEE Trans. Computers, vol. 44, no. 1, pp. 131-138, Jan. 1995.
[25] Y.Y. Chen, S.J. Upadhyaya, and C.H. Cheng, “A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors,” IEEE Trans. Computers, vol. 46, no. 12, pp. 1,363-1,371, Dec. 1997.
[26] C.P. Low and H.W. Leong, “On the Reconfiguration of Degradable VLSI/WSI Arrays,” IEEE Trans. Computer-Aided Design, vol. 16, no. 10, pp. 1,213-1,221, Oct. 1997.
[27] F. Distante, M.G. Sami, and R. Stefanelli, “Reconfiguration Techniques in the Presence of Faulty Interconnections,” Proc. Int'l Conf. WSI, pp. 379-388, 1989.
[28] N. Lopez-Benitez and J.A.B. Fortes, "Detailed Modeling and Reliability Analysis of Fault-Tolerant Processor Arrays," IEEE Trans. Computers, vol. 41, no. 9, pp. 1,193-1,200, Sept. 1992.
[29] M.D. Smith and P. Mazumder, “Generation of Minimal Vertex Covers for Row/Column Allocation in Self-Repairable Arrays,” IEEE Trans. Computers, vol. 45, no. 1, pp. 109-115, Jan. 1996.
[30] V.P. Roychowdhury, J. Bruck, and T. Kailath, "Efficient Algorithms for Reconfiguration in VLSI/WSI Arrays," IEEE Trans. Computers, vol. 39, no. 4, pp. 480-489, Apr. 1990.
[31] T.A. Varvarigou, V.P. Roychowdhury, and T. Kailath, “A Polynomial Time Algorithm for Reconfiguring Multiple-Track Models,” IEEE Trans. Computers, vol. 42, no. 4, pp. 385-395, Apr. 1993.
[32] T.A. Varvarigou, V.P. Roychowdhury, and T. Kailath, "Reconfiguring Arrays Using Multiple-Track Models: The 3-Track-1-Spare Approach," IEEE Trans. Computers, vol. 42, no. 11, Nov. 1993.
[33] J.S.N. Jean, H.C. Fu, and S.Y. Kung, “Yield Enhancement for WSI Array Processors Using Two-and-Half-Track Switches,” Proc. IEEE Int'l Conf. WSI, pp. 243-250, 1990.
[34] I. Numata and S. Horiguchi, “Reconfigurable Architectures for Mesh-Interconnected Multiprocessor System,” IEICE Technical Report WSI92, no. 6, Aug. 1992.
[35] I. Takanami, K. Kurata, and T. Watanabe, “A Neural Algorithm for Reconstructing Mesh-Connected Processor Arrays Using Single-Track Switches,” Proc. Int'l Conf. WSI, pp. 101-110, Jan. 1995.
[36] T. Horita and I. Takanami, “A Built-In Self-Reconstruction Approach for Partitioned Mesh-Arrays Using Neural Algorithm,” IEICE Trans. Information and Systems, vol. E79-D, no. 8, pp. 1,160-1,167, Aug. 1996.
[37] I. Takanami, T. Watanabe, Y. Hisanaga, and K. Inoue, “Fault Tolerant Mesh-Connected Parallel Computers with Spares on the Diagonal,” IEICE Technical Report CPSY-61, FTS91-60, pp. 69-76, Dec. 1991.
[38] M.M. Bae and B. Bose, "Spare Processor Allocation for the Fault-Tolerance in Torus-Based Multicomputers," Proc. 26th Ann. Int'l Symp. Fault-Tolerant Computing, pp. 282-291, June 1996.
[39] T. Horita and I. Takanami, “A Note on Distributions of Spare Processors and Array Yields for the 1$\frac{1}{2}$Track-Switch Model,” IEICE Technical Report FIIS98, no. 39, pp. 1-8, Sept. 1998.
[40] N. Shigei, H. Miyajima, and S. Murashima, “On Efficient Spare Arrangements and an Algorithm with Relocating Spares for Reconfiguring Processor Arrays,” IEICE Trans., vol. E80-A, no. 6, pp. 988-995, June 1997.
[41] L.M. J and J. Grinberg, The 3-D Computer: An Integrated Stack of WSI Wafers, in Wafer Scale Integration, pp. 253-317. Kluwer Academic, 1989.

Index Terms:
The 1$\frac{1}{2}$-track switch model, mesh-connected processor arrays, reconfiguration, wafer scale integration, yield enhancement.
Citation:
Tadayoshi Horita, Itsuo Takanami, "Fault-Tolerant Processor Arrays Based on the 1$\frac{1}{2}$-Track Switches with Flexible Spare Distributions," IEEE Transactions on Computers, vol. 49, no. 6, pp. 542-552, June 2000, doi:10.1109/12.862214
Usage of this product signifies your acceptance of the Terms of Use.