This Article 
 Bibliographic References 
 Add to: 
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications
May 2000 (vol. 49 no. 5)
pp. 465-481

Abstract—This paper introduces MorphoSys, a reconfigurable computing system developed to investigate the effectiveness of combining reconfigurable hardware with general-purpose processors for word-level, computation-intensive applications. MorphoSys is a coarse-grain, integrated, and reconfigurable system-on-chip, targeted at high-throughput and data-parallel applications. It is comprised of a reconfigurable array of processing cells, a modified RISC processor core, and an efficient memory interface unit. This paper describes the MorphoSys architecture, including the reconfigurable processor array, the control processor, and data and configuration memories. The suitability of MorphoSys for the target application domain is then illustrated with examples such as video compression, data encryption and target recognition. Performance evaluation of these applications indicates improvements of up to an order of magnitude (or more) on MorphoSys, in comparison with other systems.

[1] S. Brown and J. Rose, "FPGA and CPLD Architectures: A Tutorial," IEEE Design&Test of Computers, vol. 13, no. 2, 1996, pp. 42-57.
[2] D. Chen and J. Rabaey, “Reconfigurable Multi-Processor IC for Rapid Prototyping of Algorithmic-Specific High-Speed Datapaths,” IEEE J. Solid-State Circuits, vol. 27, no. 12, Dec. 1992.
[3] E. Tau, D. Chen, I. Eslick, J. Brown, and A. DeHon, “A First Generation DPGA Implementation,” Proc. Canadian Workshop Field-Programmable Devices, May 1995.
[4] E. Mirsky and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proc. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM 96), IEEE CS Press, Los Alamitos, Calif., 1996, pp. 157-166.
[5] J. Hauser and J. Wawrzynek, “Garp: A MIPS Processor with a Reconfigurable Coprocessor,” Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 12-27, Apr. 1997.
[6] C. Ebeling, D. Cronquist, and P. Franklin, “Configurable Computing: The Catalyst for High-Performance Architectures,” Proc. IEEE Int'l Conf. Application-Specific Systems, Architectures, and Processors, pp. 364-72, July 1997.
[7] T. Miyamori and K. Olukotun, "A Quantitative Analysis of Configurable Coprocessors for Multimedia Applications," Proc. IEEE Symp. Field-Programmable Custom Computing Machines, Apr. 1998.
[8] J. Babb, M. Frank, V. Lee, E. Waingold, R. Barua, M. Taylor, J. Kim, S. Devabhaktuni, and A. Agarwal, “The Raw Benchmark Suite: Computation Structures for General Purpose Computing,” Proc. IEEE Symp. Field-Programmable Custom Computing Machines, Apr. 1997.
[9] M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, and D. Lopresti, "Building and Using Highly Parallel Programmable Logic Array," Computer, vol. 24, no. 1, pp. 81-89, Jan. 1991.
[10] P. Bertin, D. Roncin, and J. Vuillemin, "Introduction to Programmable Active Memories," in Systolic Array Processors, J. McCanny, J. McWhirther, and E. Swartslander, eds., Prentice Hall, Englewood Cliffs, N.J., 1989, pp. 300-309.
[11] A.K. Yeung and J.M. Rabaey, “A 2.4 GOPS Data-Driven Reconfigurable Multiprocessor IC for DSP,” Proc. 1995 IEEE Int'l Solid-State Circuits Conf. ISSCC, pp. 108-109, 1995.
[12] A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor, and N. Bagherzadeh, “Design and Implementation of TinyRISC Microprocessor,” Microprocessors and Microsystems, vol. 16, no. 4, 1992.
[13] B. Welch, Practical Programming in Tcl and Tk, second ed. Prentice Hall, 1997.
[14] The Stanford SUIF Compiler Group, “SUIF Compiler System,” http:/
[15] ISO/IEC JTC1 CD 13818, “Generic Coding of Moving Pictures, MPEG-2 Standard,” 1994.
[16] F. Bonomini, F. De Marco-Zompit, G.A. Mian, A. Odorico, and D. Palumbo, “Implementing an MPEG2 Video Decoder Based on TMS320C80 MVP: SPRA 332,” technical report, Texas Instruments, Sept. 1996.
[17] C. Hsieh and T. Lin, “VLSI Architecture for Block-Matching Motion Estimation Algorithm,” IEEE Trans. Circuits and Systems for Video Technology, vol. 2, no. 2, pp. 169-175, June 1992.
[18] S.H. Nam, J.S. Baek, T.Y. Lee, and M.K. Lee, “A VLSI Design for Full Search Block Matching Motion Estimation,” Proc. IEEE ASIC Conf., pp. 254-257, Sept. 1994.
[19] K.-M. Yang, M.-T. Sun, and L. Wu, “A Family of VLSI Designs for Motion Compensation Block Matching Algorithm,” IEEE Trans. Circuits and Systems, vol. 36, no. 10, pp. 1,317-1,325, Oct. 1989.
[20] “Application Notes for Pentium MMX,” /.
[21] W.-H. Chen, C.H. Smith, and S.C. Fralick, “A Fast Computational Algorithm for the Discrete Cosine Transform,” IEEE Trans. Comm., vol. 25, no. 9, pp. 1,004-1,009, Sept. 1977.
[22] T. Arai, I. Kuroda, K. Nadehara, and K. Suzuki, “V830R/AV: Embedded Multimedia Superscalar RISC Processor,” IEEE Micro, pp. 36-47, Mar./Apr. 1998.
[23] IEEE, “IEEE Standard Specifications for the Implementation of$8 \times 8$Inverse Discrete Cosine Transform, Std. 1180-1990,” 1990.
[24] Defense and Advanced Research Projects Agency (DARPA), “Challenges for Adaptive Computing Systems,” .
[25] K. Chia, H.J. Kim, S. Lansing, and W.H. Mangione-Smith, J. Villasenor, “High-Performance Automatic Target Recognition through Data-Specific VLSI,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 6, no. 3, pp. 364-371, Sept. 1998.
[26] M. Rencher and B.L. Hutchings, “Automated Target Recognition on SPLASH 2,” Proc. IEEE Symp. Field-Programmable Custom Computing Machines, pp. 192-200, Apr. 1997.
[27] S. Hauck, T. Fry, M. Hosler, and J. Kao, "The Chimaera Reconfigurable Functional Unit," Proc. Symp. FCCM, 1997.
[28] R.D. Wittig and P. Chow, “OneChip: An FPGA Processor with Reconfigurable Logic,” Proc. Workshop FPGAs and Custom Computing Machines (FCCM '96), pp. 126–135, 1996.
[29] M.J. Wirthlin and B.L. Hutchings, “A Dynamic Instruction Set Computer,” Proc. IEEE Workshop FPGAs for Custom Computing Machines, pp. 99-107, Apr. 1995.
[30] B. Schneier, “Other Block Ciphers,” Applied Cryptography, pp. 319-325, New York: John Wiley, 1996.
[31] D. German and D. Cowan,“Experiments with the Z Interchange Format and SGML,” J. Bowen and M. Hinchey, eds., Proc. Ninth Int'l Conf. Z Formal Specification Notation (ZUM), Lecture Notes in Computer Science, vol. 967, pp. 224–233, Limerick, Ireland, Springer-Verlag, Berlin, Sept. 1995.
[32] W.J. Bouknight, S.A. Denenberg, D.E. McIntyre, J.M. Randall, A.H. Sameh, and D.L. Slotnick, “The Illiac IV System,” Proc. IEEE, vol. 60, no. 4, pp. 369-388, Apr. 1972.
[33] K.E Batcher, “Design of Massively Parallel Processor,” IEEE Trans. Computers, vol. 29, no. 9, pp. 836-840, Sept. 1980.
[34] Texas Instruments Inc., “TMS320C6000 Assembly Benchmarks at Texas Instruments: C64X DSP Benchmarks,” /.
[35] T. Miyamori and K. Olukotun, “REMARC: Reconfigurable Multimedia Array Co-Processor,” IEICE Trans. Information Systems, vol. E82-D, no. 2, pp. 389-397, Feb. 1999.
[36] S. Goldstein et al., "PipeRench: A Coprocessor for Streaming Multimedia Acceleration," Proc. 26th Int'l Symp. Computer Architecture (ISCA 99), IEEE CS Press, Los Alamitos, Calif., 1999, pp. 28-39.
[37] H. Singh, “Reconfigurable Architectures for Multimedia and Data-Parallel Application Domains,” PhD thesis, Univ. of California, Irvine, 2000.

Index Terms:
Reconfigurable systems, reconfigurable cell array, Single Instruction Multiple Data, dynamic reconfiguration, target recognition, bit-correlation, multimedia applications, video compression, MPEG-2, data encryption.
Hartej Singh, Ming-Hau Lee, Guangming Lu, Fadi J. Kurdahi, Nader Bagherzadeh, Eliseu M. Chaves Filho, "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications," IEEE Transactions on Computers, vol. 49, no. 5, pp. 465-481, May 2000, doi:10.1109/12.859540
Usage of this product signifies your acceptance of the Terms of Use.