This Article 
 Bibliographic References 
 Add to: 
On Redundant Path Delay Faults in Synchronous Sequential Circuits
March 2000 (vol. 49 no. 3)
pp. 277-282

Abstract—A path delay fault in a sequential circuit will affect circuit timing only if it can be activated during normal operation of the circuit. Since vector pairs that can be applied to the next-state logic of a nonscan sequential circuit are restricted by the available state transitions, some faults may be impossible to activate. Such faults are redundant and need not be tested. In this paper, we present a method of identifying redundant path delay faults in the next-state logic implemented in a two-level sum of products form and extend it to multilevel realizations. Experimental results on MCNC '91 benchmarks show that large fractions of faults in most of the MCNC '91 benchmarks are redundant.

[1] G.L. Smith, “Model for Delay Faults Based upon Paths,” Proc. Int'l Test Conf., pp. 342-349, 1985.
[2] C.J. Lin and S.M. Reddy, “On Delay Fault Testing in Logic Circuits,” IEEE Trans. Computer-Aided Design pp. 694-703, 1987.
[3] A. Saldhana, R.K. Brayton, and A.L. Sangiovanni-Vincentelli, "Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation," Proc. IEEE/ACM Design Automation Conf., pp. 173-176, 1992.
[4] K.T. Cheng and H. Chen, "Delay Testing for Nonrobust Untestable Circuits," Proc. Int'l Test Conf., pp. 954-961, Oct. 1993.
[5] W. K. Lam, A. Saldanha, R. K. Brayton, and A. L. Sangiovanni-Vincentelli,“Delay fault coverage and performance tradeoffs,”inProc. 30th Des. Autom. Conf., June 1993, pp. 446–452.
[6] C. Lin, S. M. Reddy, and S. Patil, “An Automatic Test Pattern Generator for the Detection of Path Delay Faults,” Proc. Int'l Conf. on Computer-Aided Design pp. 284-287, 1987.
[7] W. Ke and P.R. Menon, "Synthesis of Delay-Verifiable Combinational Circuits," IEEE Trans. Computers, vol. 44, pp. 213-222, Feb. 1995.
[8] S.H. Unger, Asynchronous Sequential Switching Circuits.New York: Wiley-Interscience, 1969.
[9] D.B. Armstrong, “On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets,” IEEE Trans. Electronic Computers vol. EC-15, pp. 66-73, 1966.
[10] S. Devadas and K. Keutzer, "Synthesis of Robust Delay-Fault Testable Circuits: Theory," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, pp. 87-101, Jan. 1992.
[11] E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, and A. Sangiovanni-Vincentelli, “SIS : A System for Sequential Circuit Synthesis,” Univ. of California, Berkeley, Technical Report UCB/ERL M92/41, May 1992.

Index Terms:
Path delay faults, functional sensitizability, testability, redundant faults, sequential circuits.
Ramesh C. Tekumalla, Premachandran R. Menon, "On Redundant Path Delay Faults in Synchronous Sequential Circuits," IEEE Transactions on Computers, vol. 49, no. 3, pp. 277-282, March 2000, doi:10.1109/12.841131
Usage of this product signifies your acceptance of the Terms of Use.