This Article 
 Bibliographic References 
 Add to: 
On the Yield of VLSI Processors with On-Chip CPU Cache
October 1999 (vol. 48 no. 10)
pp. 1138-1144

Abstract—Yield enhancement through the acceptance of partially good chips is a well-known technique [1], [2], [3]. In this paper, we derive a yield model for single-chip VLSI processors with partially good on-chip cache. Also, we investigate how the yield enhancement of VLSI processors with on-chip CPU cache relates with the number of acceptable faulty cache blocks, the percentage of the cache area with respect to the whole chip area, and various manufacturing process parameters as defect densities and the fault clustering parameter. One of the main conclusions is that the maximum effective yield is achieved by accepting as good, caches with a very small number of faulty cache blocks. One of the main conclusions is that the maximum effective yield is achieved by accepting as good, processor chips containing caches with a very small number of faulty cache blocks.

[1] I. Koren and A.D. Singh, “Fault Tolerance in VLSI Circuits,” Computer, pp. 73-83, July 1990.
[2] C.H. Stapper, A.N. McLaren, and M. Dreckmann, “Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product,” IBM J. Research and Development, vol. 20, pp. 398-409, 1980.
[3] C.H. Stapper, “Block Alignment: A Method for Increasing the Yield of Memory Chips that Are Partially Good,” Defect and Fault Tolerance in VLSI Systems, I. Koren, ed., pp. 243-255, New York: Plenum, 1989.
[4] “PowerPC 601—RISC Microprocessor User's Manual,” Motorola Semiconductor Technical Data Book, 1993.
[5] S. Miraburi et al., “The MIPS R4000 Processor,” IEEE Micro, pp. 10-22, Apr. 1992.
[6] J.H. Edmondson et al., "Superscalar Instruction Execution in the 21164 Alpha Microprocessor," IEEE Micro, Vol. 15, No. 2, Apr. 1995, pp. 33-43.
[7] G. Sohi, “Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors,” IEEE Trans. Computers, vol. 38, no. 4, pp. 484-492, Apr. 1989.
[8] A.F. Pour and M.D. Hill, “Performance Implications of Tolerating Cache Faults,” IEEE Trans. Computers, vol. 42, no. 3, pp. 257-267, Mar. 1993.
[9] H.T. Vergos and D. Nikolos, “Efficient Fault Tolerant CPU Cache Memory Design,” Microprocessing and Microprogramming—The Euromicro J., vol. 41, pp. 153-169, May 1995.
[10] H.T. Vergos and D. Nikolos, “Performance Recovery in Direct-Mapped Faulty Caches via the Use of a Very Small Fully Associative Spare Cache,” Proc. IEEE Int'l Computer Performance and Dependability Symp. (IPDS '95), pp. 326-332, Erlangen, Germany, Apr. 1995.
[11] H.T. Vergos et al., “Reconfigurable CPU Cache Memory Design: Fault Tolerance and Performance Evaluation,” VLSI: Integrated Systems on Silicon, Proc. Ninth IFIP Very Large Scale Integrated Systems Conf. (VLSI '97), R. Reis and L. Claesen, eds., pp. 103-114, Gramado, Brazil, 1997.
[12] I. Koren,Z. Koren,, and D. Pradhan,“Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay,” IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 859-866, June 1988.
[13] I. Koren and C.H. Stapper, “Yield Models for Defect-Tolerant VLSI Circuits: A Review,” Defect and Fault Tolerance in VLSI Systems, vol. 1, pp. 1-21, I. Koren, ed., New York: Plenum, 1989.
[14] L.J. Bain and M. Engelhardt, Introduction to Probability and Math. Statistics, second ed. Belmont, Calif.: Duxbury Press, 1991.
[15] S.J.E. Wilton and N.P. Jouppi, “An Enhanced Access and Cycle Time Model for On-Chip Caches,” Technical Report 93/5, DEC Western Research Lab, 1994.
[16] J.M. Mulder, N.T. Quach, and M.J. Flynn, “An Area Model for On-Chip Memories and its Applications,” IEEE J. Solid State Circuits, vol. 26, no. 2, pp. 98-106, Feb. 1991.
[17] M. Gallup et al., "Testability Features of the 68040," Proc. Int'l Test Conf., IEEE CS Press, 1990, pp. 749-757.
[18] N.R. Saxena et al., "Fault-Tolerant Features in the HaL Memory Management Unit," IEEE Trans. Computers, Vol. 44, No. 2, Feb. 1995, pp. 170-180.
[19] W.R. Moore, “A Review of Fault-Tolerant Techniques for the Enhancement of Integrated Circuit Yield,” Proc. IEEE, vol. 74, no. 4, pp. 684-698, May 1986.
[20] S. Bell et al., “Circuit Implementation of a 300-MHz, 64-Bit, Second-Generation CMOS Alpha CPU,” Digital Technical J., Vol. 7, No. 1, 1995.

Index Terms:
Fault tolerance, on-chip CPU caches, partially good chips, yield enhancement.
D. Nikolos, H.t. Vergos, "On the Yield of VLSI Processors with On-Chip CPU Cache," IEEE Transactions on Computers, vol. 48, no. 10, pp. 1138-1144, Oct. 1999, doi:10.1109/12.805163
Usage of this product signifies your acceptance of the Terms of Use.