Issue No.08 - August (1999 vol.48)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.795120
<p><b>Abstract</b>—In high-performance systems, variable-latency units are often employed to improve the average throughput when the worst-case delay exceeds the cycle time. Traditionally, units of this type have been hand-designed. In this paper, we propose a technique for the automatic synthesis of variable-latency units that is applicable to large data-path modules. We define and study an optimization problem, <it>timed supersetting</it>, whose solution is at the kernel of the procedure for automatic generation of variable-latency units. We contribute a new algorithm for solving timed supersetting in the most difficult case, that is, when the timing behavior of the circuit is expressed through an accurate delay model. The proposed solution overcomes the computational limitations of previous approaches and its robustness is experimentally demonstrated by obtaining high-throughput, variable-latency implementations for all the largest circuits in the Iscas '85 and Iscas '89 benchmark suites, as well as for some realistic, high-performance arithmetic units.</p>
Logic synthesis, timing analysis, throughput optimization.
L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, M. Poncino, "Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting", IEEE Transactions on Computers, vol.48, no. 8, pp. 769-779, August 1999, doi:10.1109/12.795120