This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Scan-Based Configurable, Programmable, and Scalable Architecture for Sliding Window-Based Operations
June 1999 (vol. 48 no. 6)
pp. 615-627

Abstract—In this paper, a scan-based programmable, configurable, and scalable architecture is proposed. This architecture is suitable for a wide range of applications in signal processing requiring programmability and presenting high bandwidth and real-time requirements beyond the capacity of off-the-shelf DSPs or FGPAs. The architecture is specifically targeting a very common type of signal processing operation: sliding window operations (SWOs). Through various examples, the “programmability, configurability, and scalability” of the proposed architecture are illustrated. Our approach is then compared to traditional programmable architectures with coefficient registers in terms of gate count, speed (delay), and other implementation-related issues. This comparison reveals that our architecture leads to less complex solutions with comparable performance. In general, this approach can be seen as an alternative offering reduced recurrent costs at the expense of potentially higher nonrecurrent costs, which makes it very attractive for high volume production.

[1] O. Albaharna, P. Cheung, and T. Clarke, “Virtual Hardware and Limits of Computational Speed-Up,” Proc. IEEE Int'l Symp. Circuits and Systems, pp. 159-162, May 1994.
[2] V Betz and J. Rose, “How Much Logic Should Go in an FPGA Logic Block?,” IEEE Design&Test of Computers, vol. 15, no. 1, pp. 10-15, Jan.-Mar. 1998.
[3] M. Leeser, W.M. Meleis, M.M. Vai, S. Chiricescu, W. Xu, and P.M. Zavraky, “Rothko: A Three-Dimensional FPGA,” IEEE Design&Test of Computers, vol. 15, no. 1, pp. 16-23, Jan.-Mar. 1998.
[4] H.R. Lei, C.W. Jen, and C.M. Liu, “A New Hardware-Efficient Architecture for Programmable FIR Filters,” IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 43, no. 9, pp. 637-644, Sept. 1996.
[5] B. Edwards, A. Corry, N. Weste, and C. Greenberg, “A Single Chip Ghost Canceller,” IEEE J. Solid State Circuits, vol. 28, pp. 379-384, Mar. 1993.
[6] M. Sid-Ahmed, “A Systolic Realization for 2-D Digital Filters,” IEEE J. Solid State Circuits, vol. 28, pp. 379-384, Mar. 1993.
[7] R.F. Woods, G. Floyd, K. Wood, R. Evans, and J.V. McCanny, “Programmable High-Performance IIR Filter Chip,” IEE Proc. Circuits Devices Systems, vol. 142, no. 3, pp. 179-185, June 1995.
[8] G. Bégin and C. Thibeault, “Method and Apparatus for Correcting and Decoding a Sequence of Branches Representing Encoded Data Bits into Estimated Information Bits,” U.S. Patent 5,682,395, Oct. 1997.
[9] G. Bégin and C. Thibeault, “A Connectivity Based, Table-Driven Decoder for Convolutionally Encoded Data,” in preparation.
[10] S. Lin and D.J. Costello, Error Control Coding, pp. 388-389. Prentice Hall, 1983.
[11] N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, second ed., chapter 8, pp. 546-547. Addison Wesley, 1993.
[12] A.V. Oppenheim and R.W. Schafer, Discrete-Time Signal Processing.Englewood Cliffs, N.J.: Prentice Hall, 1989.
[13] N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, second ed., chapter 7, pp. 490-493. Addison Wesley, 1993.
[14] D. Reuver and H. Klar, "A Configurable Convolution Chip with Programmable Coefficients," IEEE J. Solid-State Circuits, July 1992, pp. 1121-1123.
[15] M. Hatamian and S. Rao, “A 100 MHz 40-Tap Programmable FIR Filter Chip,” IEEE Proc. Int'l Symp. Circuits and Systems, pp. 3,053-3,056, 1990.
[16] T. Yoshino, “A 100 MHz 64-Tap FIR Digital Filter,” IEEE J. Solid State Circuits, vol. 25, pp. 1,494-1,501, Dec. 1990.
[17] Canadian Microelectronic Corporation, “Guide to the Integrated Circuit Implementation Services of the Canadian Microelectronic Corporation,” Queen's Univ., Kingston, Ontario, 1990.
[18] P. Kalla and M.J. Ciesielski, A Comprehensive Approach to the Partial Scan Problem Using Implicit State Enumeration Proc. IEEE Int'l Test Conf., pp. 651-657, 1998.
[19] L.L. Day, P.A. Ganfield, D.M. Rickert, and F.J. Ziegler, “Test Methodology for a Microprocessor with Partial Scan,” Proc. IEEE Int'l Test Conf., pp. 708-716, 1998.
[20] L. Glasser and D. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison-Wesley, Reading, Mass., 1985.

Index Terms:
Architecture, programmability, configurability, scalability, digital signal processing, testability.
Citation:
Claude Thibeault, Guy Bégin, "A Scan-Based Configurable, Programmable, and Scalable Architecture for Sliding Window-Based Operations," IEEE Transactions on Computers, vol. 48, no. 6, pp. 615-627, June 1999, doi:10.1109/12.773798
Usage of this product signifies your acceptance of the Terms of Use.