|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Laurence E. LaForge, "Configuration of Locally Spared Arrays in the Presence of Multiple Fault Types," IEEE Transactions on Computers, vol. 48, no. 4, pp. 398-416, April, 1999. | |||
| BibTex | x | ||
| @article{ 10.1109/12.762532, author = {Laurence E. LaForge}, title = {Configuration of Locally Spared Arrays in the Presence of Multiple Fault Types}, journal ={IEEE Transactions on Computers}, volume = {48}, number = {4}, issn = {0018-9340}, year = {1999}, pages = {398-416}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.762532}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Configuration of Locally Spared Arrays in the Presence of Multiple Fault Types IS - 4 SN - 0018-9340 SP398 EP416 EPD - 398-416 A1 - Laurence E. LaForge, PY - 1999 KW - Configuration architectures KW - fault tolerance KW - local sparing KW - systolic arrays. VL - 48 JA - IEEE Transactions on Computers ER - | |||
Abstract—The bulk of results for the performance of configuration architectures treat the case of failed processors, but neglect switches that are stuck open or closed. By contrast, the present work characterizes this multivariate problem in the presence of either iid or clustered faults. Suppose that the designer wishes to assure, with high probability, a fault free
[1] L.E. LaForge, “How to Lay Out Arrays Spared by Rows and Columns,” Proc. IEEE Int'l Conf. Innovative Systems and Silicon, pp. 30-40, San Francisco, Oct. 1997.
[2] I. Koren and D.K. Pradhan, “Yield and Performance Enhancement in VLSI and WSI Multiprocessor Systems,” Proc. IEEE, vol. 74, no. 5, pp. 699-711, May 1986.
[3] L.E. LaForge, “What Designers of Wafer Scale Systems Should Know About Local Sparing,” Proc. IEEE Int'l Conf. Wafer Scale Integration, pp. 106-131, San Francisco, Jan. 1994.
[4] G.H. Chapman, L. Carr, M.J. Syrzycki, and B. Dufort, “Test Vehicle for a Wafer-Scale Thermal Pixel Scene Simulator,” Proc. Int'l Conf. Wafer Scale Integration, pp. 1-10, San Francisco, Jan. 1994.
[5] M.B. Ketchen, “Point-Defect Model for Wafer Scale Integration,” IEEE Circuits and Devices Magazine, pp. 24-34, July 1987.
[6] Y.-Y. Chen and S.J. Upadhyaya, “Reliability, Reconfiguration, and Spare Allocation Issues in Binary Tree Architectures Based on Multiple-Level Redundancy,” IEEE Trans. Computers, vol. 42, no. 6, pp. 713-723, June 1993.
[7] Y.U. Chen, C.H. Cheng, and Y.C. Chou, “An Effective Reconfiguration Process for Fault Tolerant VLSI/WSI Array Processors,” Lecture Notes in Computer Science: Dependable Computing EDDC-1, pp. 421-438. Berlin: Springer-Verlag.
[8] L.E. LaForge, “Feasible Regions Quantify the Configuration Power of Arrays with Multiple Fault Types,” Lecture Notes in Computer Science: Dependable Computing EDDC-1, pp. 453-469. Berlin: Springer-Verlag.
[9] L. E. LaForge, “Feasible Regions Quantify the Probabilitistic Configuration Power of Arrays with Multiple Fault Types,” Proc. IEEE Int'l Conf. Innovative Systems in Silicon, pp. 299-311, San Francisco, Oct. 1996.
[10] K. Huang, V.K. Agarwal, L. LaForge, and K. Thulasiraman, “A Diagnosis Algorithm for Constant Degree Structures and Its Application to VLSI Circuit Testing,” IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 4, pp. 363-372, Apr. 1995.
[11] S.Y. Kuo and W.K. Fuchs, “Efficient Spare Allocation for Reconfigurable Arrays,” IEEE Design and Test, pp. 24-31, Feb. 1987.
[12] I. Koren, Z. Koren, and C.H. Stapper, "A Unified Negative-Binomial Distribution for Yield Analysis of Defect-Tolerant Circuits," IEEE Trans. Computers, vol. 42, no. 6, pp. 724-733, June 1993.
[13] B.T. Murphy, “Cost-Size Optima of Monolithic Integrated Circuits,” Proc. IEEE, vol. 52, pp. 1,537-1,545, Dec. 1964.
[14] I. Koren and Z. Koren, “The Impact of Floorplanning on the Yield of Fault Tolerant ICs,” Proc. IEEE Int'l Conf. Wafer Scale Integration, pp. 329-338, San Francisco, Jan. 1995.
[15] A. Jain and J. Rajski, “Probabilistic Analysis of Yield and Area Utilization,” Proc. Int'l Workshop Defect and Fault Tolerance in VLSI Systems, pp. 7.1.1-12, Oct. 1988.
[16] L.E. LaForge, “Fault Tolerant Arrays,” PhD dissertation, McGill Univ., Montreal, 1991.
[17] T. Leighton and C.E. Leiserson, “Wafer-Scale Integration of Systolic Arrays,” IEEE Trans. Computers, vol. 34, no. 5, pp. 448-461, May 1985.
[18] M.H. DeGroot, Probability and Statistics. Reading, Mass.: Addison-Wesley, 1975.
[19] L.E. LaForge, “Extremally Fault Tolerant Arrays,” Proc. IEEE Int'l Conf. Wafer Scale Integration, pp. 365-368, San Francisco, Jan. 1989.
[20] J.D. Ullman, Computational Aspects of VLSI. Rockville, Md.: Computer Science Press, 1984.
[21] Intel Memory Products 1992. Mt. Prospect, Ill.: Intel Corp, 1991.
[22] G.B. Thomas, Calculus and Analytic Geometry, fourth ed. Reading, Mass.: Addison-Wesley, 1969.
[23] C. Berge, Graphs and Hypergraphs. Amsterdam: North Holland, 1973.
[24] E. Artin, The Gamma Function, M. Butler, translator. New York: Holt, Rinehart, and Winston, 1964. Original mo nograph “Einführung in die Theorie der Gammafunktion” appeared in Hamburger Mathematische Einzelschriften, Leipzig: Verlag B.G. Teubner, 1931.
[25] D.S. Mitrinovic, Analytic Inequalities. Berlin: Springer-Verlag, 1970.