This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Efficient Techniques for Dynamic Test Sequence Compaction
March 1999 (vol. 48 no. 3)
pp. 323-330

Abstract—Dynamic test sequence compaction is an effective means of reducing test application time and often results in higher fault coverages and reduced test generation time as well. Three simulation-based techniques for dynamic compaction of test sequences are described. The first technique uses a fault simulator to remove test vectors from the test sequence generated by a test generator if the vectors are not needed to detect the target fault, considering that the circuit state may be known. The second technique uses genetic algorithms to fill the unspecified bits in a partially-specified test sequence in order to increase the number of faults detected by the sequence. The third technique uses test sequences provided by the test generator as seeds in a genetic algorithm, and better sequences are evolved that detect more faults. Significant improvements in test set size, fault coverage, and test generation time have been obtained over previous approaches using combinations of the three techniques.

[1] R. Marlett, "An Effective Test Generation System for Sequential Circuits," Proc. Design Automation Conf., pp. 250-256, June 1986.
[2] W.-T. Cheng, “The BACK Algorithm for Sequential Test Generation,” Proc. Int’l Conf. Computer Design, IEEE CS Press, 1988, pp. 66-69.
[3] T. Niermann and J. Patel, HITEC: A Test Generation Package for Sequential Circuits Proc. European Conf. Design Automation, pp. 214-218, 1991.
[4] T. Kelsey, K. Saluja, and S. Lee, "An Efficient Algorithm for Sequential Circuit Test Generation," IEEE Trans. Computers, vol. 42, no. 11, pp. 1,361-1,371, Nov. 1993.
[5] M.S. Hsiao, E.M. Rudnick, and J.H. Patel, “Sequential Circuit Test Generation Using Dynamic State Traversal,” Proc. 1997 European Design and Test Conf., pp. 22-28, Mar. 1997.
[6] M.H. Schulz, E. Trischler, and T.M. Safert, "Socrates: A Highly Efficient Automatic Test Pattern Generation Systen," IEEE Trans. Computer-Aided Design, vol. 7, pp. 126-137, Jan. 1988.
[7] M.H. Schulz and E. Auth,“Advanced automatic test pattern generation and redundancy identification techniques,” Dig. Papers, FTCS-18, pp. 30-35, June 1988.
[8] J.A. Waicukauski, P.A. Shupe, D.J. Giramma, and A. Matin, "ATPG for Ultra-Large Structured Designs," Proc. Int'l Test Conf., pp. 44-51, Sept. 1990.
[9] M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. Computer Science Press, 1990.
[10] P. Goel and B.C. Rosales, "Test Generation and Dynamic Compaction of Tests," Digest of Papers 1979 Test Conf., pp. 189-192, 1979.
[11] M. Abramovici, J.J. Kulikowski, P.R. Menon, and D.T. Miller, "SMART and FAST: Test Generation for VLSI Scan-Design Circuits," IEEE Design&Test of Computers, vol. 3, no. 4, pp. 43-54, Aug. 1986.
[12] I. Pomeranz, L.N. Reddy, and S.M. Reddy, "COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits," Proc. 1991 Int'l Test Conf., pp. 194-203, Oct. 1991.
[13] S. Kajihara, I. Pomeranz, K. Kinoshita, and S.M. Reddy, "Cost-Effective Generation of Minimal Test Sets for Stuck-At Faults in Combinational Logic Circuits," Proc. Design Automation Conf., pp. 102-106, June 1993.
[14] T.M. Niermann, R.K. Roy, J.H. Patel,, and J.A. Abraham, “Test Compaction for Sequential Circuits,” IEEE Trans. Computer-Aided Design, vol. 11, no. 2, pp. 260-267, Feb. 1992.
[15] I. Pomeranz and S.M. Reddy, On Static Compaction of Test Sequences for Synchronous Sequential Circuits Proc. 33rd Design Automation Conf., pp. 215-220, June 1996.
[16] F. Corno, P. Prinetto, M. Rebaudengo, and M. Sonza Reorda, "New Static Compaction Techniques of Test Sequences for Sequential Circuits," Proc. European Design and Test Conf., pp. 37-43, Mar. 1997.
[17] M.S. Hsiao, E.M. Rudnick, and J.H. Patel, “Fast Algorithms for Static Compaction of Sequential Circuit Test Vectors,” Proc. VLSI Test Symp., pp. 188-195, Apr. 1997.
[18] M.S. Hsiao and S.T. Chakradhar, “State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits,” Proc. Conf. Design Automation and Test in Europe, pp. 577-582, Feb. 1998.
[19] I. Pomeranz and S.M. Reddy, “On Generating Compact Test Sequences for Synchronous Sequential Circuits,” Proc. European Design Automation Conf. '95, pp. 105-110, Sept. 1995.
[20] S.T. Chakradhar and A. Raghunathan, "Bottleneck Removal Algorithm for Dynamic Compaction and Test Cycles Reduction," Proc. European Design Automation Conf. (EURO-DAC), Sept. 1995.
[21] A. Raghunathan and S.T. Chakradhar, "Acceleration Techniques for Dynamic Vector Compaction," Proc. Int'l Conf. Computer-Aided Design, IEEE CS Press, Los Alamitos, Calif., 1995, pp. 310-317.
[22] A. Raghunathan and S.T. Chakradhar, "Dynamic Test Sequence Compaction for Sequential Circuits," Proc. Int'l Conf. VLSI Design, pp. 170-173, Jan. 1996.
[23] T.J. Lambert and K.K. Saluja, "Methods for Dynamic Test Vector Compaction in Sequential Test Generation," Proc. Int'l Conf. VLSI Design, pp. 166-169, Jan. 1996.
[24] I. Pomeranz and S.M. Reddy, "Dynamic Test Compaction for Synchronous Sequential Circuits Using Static Compaction Techniques," Proc. Int'l Symp. Fault-Tolerant Computing, pp. 53-61, June 1996.
[25] R. Bevacqua, L. Guerrazzi, F. Ferrandi, and F. Fummi, "Implicit Test Sequences Compaction for Decreasing Test Application Cost," Proc. Int'l Conf. Computer Design, pp. 384-389, Nov. 1996.
[26] E.M. Rudnick and J.H. Patel, "A Genetic Approach to Test Application Time Reduction for Full Scan and Partial Scan Circuits," Proc. Int'l Conf. VLSI Design, pp. 288-293, Jan. 1995.
[27] D.E. Goldberg, Genetic Algorithms in Search, Optimization, and Machine Learning. Reading, Mass.: Addison-Wesley, 1989.
[28] E.M. Rudnick, J.H. Patel, G.S. Greenstein,, and T.M. Niermann, “A Genetic Algorithm Framework for Test Generation,” IEEE Trans. Computer-Aided Design, vol. 16, no. 9, pp. 1,034-1,044, Sept. 1997.
[29] T.M. Niermann, W. Cheng, and J.H. Patel, "PROOFS: A Fast, Memory-Efficient Sequential Circuit Fault Simulator," IEEE Trans. Computer-Aided Design, vol. 11, no. 2, pp. 198-207, Feb. 1992.
[30] F. Brglez, D. Bryan, and K. Kozminski, "Combinatorial Profiles of Sequential Benchmark Circuits," Proc. IEEE Int'l. Symp. Circuits and Systems, IEEE Computer Soc. Press, Los Alamitos, Calif., 1989, pp. 1929-1934.

Index Terms:
Automatic test generation, compact test sets, sequential circuit testing, test sequence compaction.
Citation:
Elizabeth M. Rudnick, Janak H. Patel, "Efficient Techniques for Dynamic Test Sequence Compaction," IEEE Transactions on Computers, vol. 48, no. 3, pp. 323-330, March 1999, doi:10.1109/12.754998
Usage of this product signifies your acceptance of the Terms of Use.