Issue No.03 - March (1999 vol.48)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.754998
<p><b>Abstract</b>—Dynamic test sequence compaction is an effective means of reducing test application time and often results in higher fault coverages and reduced test generation time as well. Three simulation-based techniques for dynamic compaction of test sequences are described. The first technique uses a fault simulator to remove test vectors from the test sequence generated by a test generator if the vectors are not needed to detect the target fault, considering that the circuit state may be known. The second technique uses genetic algorithms to fill the unspecified bits in a partially-specified test sequence in order to increase the number of faults detected by the sequence. The third technique uses test sequences provided by the test generator as seeds in a genetic algorithm, and better sequences are evolved that detect more faults. Significant improvements in test set size, fault coverage, and test generation time have been obtained over previous approaches using combinations of the three techniques.</p>
Automatic test generation, compact test sets, sequential circuit testing, test sequence compaction.
Elizabeth M. Rudnick, Janak H. Patel, "Efficient Techniques for Dynamic Test Sequence Compaction", IEEE Transactions on Computers, vol.48, no. 3, pp. 323-330, March 1999, doi:10.1109/12.754998