This Article 
 Bibliographic References 
 Add to: 
Multiplexer-Based Array Multipliers
January 1999 (vol. 48 no. 1)
pp. 15-23

Abstract—A new algorithm for the multiplication of two n-bit numbers based on the synchronous computation of the partial sums of the two operands is presented. The proposed algorithm permits an efficient realization of the parallel multiplication using iterative arrays. At the same time, it permits high-speed operation. Multiplier arrays for positive numbers and numbers in two's complement form based on the proposed technique are implemented. Also, an efficient pipeline form of the proposed multiplication scheme is introduced. All multipliers obtained have low circuit complexity permitting high-speed operation and the interconnections of the cells are regular, well-suited for VLSI realization.

[1] J. Hoffman, G. Lacaze, and P. Csillag, "Iterative Logical Network for Parallel Multiplication," Electronics Letters, vol. 4, p. 178, 1968.
[2] P. Burton and D.R. Noaks, "High-Speed Iterative Multiplier," Electronics Letters, vol. 4, p. 262, 1968.
[3] R. De Mori, "Suggestion for an IC Fast Parallel Multiplier," Electronics Letters, vol. 5, pp. 50-51, Feb. 1969.
[4] H. Guilt, "Fully Iterative Fast Array for Binary Multiplication," Electronics Letters, vol. 5, p. 263, 1969.
[5] R. Baugh and B.A. Wooley, "A Two's Complement Parallel Array Multiplication Algorithm," IEEE Trans. Computers, vol. 22, no. 12, pp. 1,045-1,059, Dec. 1973.
[6] K. Hwang, "Global and Modular Two's Complement Array Multipliers," IEEE Trans. Computers, vol. 28, no. 4, pp. 300-306, Apr. 1979.
[7] A. Booth, "A Signed Binary Multiplication Technique," Quarterly J. Mechanics of Applied Math., vol. 4, pp. 236-240, 1951.
[8] L. MacSorley, "High Speed Arithmetic in Binary Computers," Proc. IRE, vol. 49, Jan. 1961.
[9] Y. Oowaki et al., "A Sub-10-ns 16×16 Multiplier Using 0.6-mm CMOS Technology," IEEE J. Solid-State Circuits, vol. 22, no. 5, Oct. 1987.
[10] R. Sharma et al., "A 6.75-ns 16×16-bit Multiplier in Single-Level-Metal CMOS Technology," IEEE J. Solid-State Circuits, vol. 24, no. 4, Aug. 1989.
[11] C. Wallace, "A Suggestion for a Fast Multiplier," IEEE Trans. Electronic Computers, vol. 13, pp. 114-117, Feb. 1964.
[12] N. Takagi,H. Yasuura,, and S. Yajima,“High-speed VLSI multiplication algorithm with a redundant binary addition tree,” IEEE Trans. Computers, vol. 34, no. 9, pp. 789-796, Sept. 1985.
[13] S. Nakamura, "Algorithm for Iterative Array Multiplication," IEEE Trans. Computers, vol. 35, no. 8, pp. 713-719, Aug. 1986.
[14] S. Nakamura and K.-Y. Chu, "A Single Chip Parallel Multiplier by MOS Technology," IEEE Trans. Computers, vol. 37, no. 3, pp. 274-282, Mar. 1988.
[15] N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 1994.
[16] J.V. McCanny and J.G. McWhirter, "Completely Iterative, Pipelined Multiplier Array Suitable for VLSI," Proc. IEE, pt. G., vol. 129, no. 2, pp. 40-46, Apr. 1982.
[17] M. Hatamian and G.L. Cash, "Parallel Bit-Level Pipelined VLSI Designs for High-Speed Signal Processing," Proc. IEEE, vol. 75, no. 9, pp. 1,192-1,202, Sept. 1987.
[18] R. Cappello and K. Steiglitz, "A Note on Free Accumulation in VLSI Filter Architectures," IEEE Trans. Circuits and Systems, vol. 32, pp. 291-296, Mar. 1985.
[19] R. Roy and M. Bayoumi, "An Efficient Two's Complement Systolic Multiplier for Real-Time Digital Signal Processing," IEEE Trans. Circuits and Systems, vol. 36, no. 11, pp. 1,488-1,493, Nov. 1989.
[20] J.R. Jump and S.R. Ahuja, "Effective Pipelining of Digital Systems," IEEE Trans. Computers, vol. 27, pp. 855-865, Sept. 1978.

Index Terms:
Array multipliers, multiplication algorithm, two's complement multiplication, pipeline multipliers.
Kiamal Z. Pekmestzi, "Multiplexer-Based Array Multipliers," IEEE Transactions on Computers, vol. 48, no. 1, pp. 15-23, Jan. 1999, doi:10.1109/12.743408
Usage of this product signifies your acceptance of the Terms of Use.