This Article 
 Bibliographic References 
 Add to: 
Cellular-Automata-Array-Based Diagnosis of Board Level Faults
August 1998 (vol. 47 no. 8)
pp. 817-828

Abstract—A novel scheme for board level fault diagnosis based on Cellular Automata Array (CAA) is presented. In the proposed diagnosis scheme, the output responses of the chips are encoded by applying the strategy of CA-based byte error correcting code [1], [2]. The encoded response symbols for different test vectors are compressed to a signature. The decoding scheme of byte error correcting code is subsequently employed to detect the faulty chips on the board. The CAA-based design for the fault diagnosis strategy results in a simple and modular test structure that is well suited for VLSI implementation. The scheme can be applied for testing and diagnosis of multichip modules (MCMs) as well.

[1] D. Roy Chowdhury and P. Pal Chaudhuri, "Architecture for VLSI Design of CA Based Byte Error Correcting Code Decoders," Proc. VLSI Design '94, pp. 283-286, July 1982.
[2] D. Roy Chowdhury, I. Sen Gupta, and P. Pal Chaudhuri, "Cellular Automata Based Byte Error Correcting Code," IEEE Trans. Computers, vol. 44, no. 3, pp. 371-382, Mar. 1995.
[3] M.G. Karpovsky and P. Nagvajara., “Design of self-diagnostic boards by signature analysis,” IEEE Trans. Industrial Electronics, vol. 36, pp. 241-245, February 1989.
[4] M.G. Karpovsky and S.M. Chaudhry, “Design of Self-Diagnostic Boards by Multiple Signature Analysis,” IEEE Trans. Computers, vol. 42, no. 9, pp. 1,035-1,044, 1993.
[5] P.D. Hortensius et al., "Cellular Automata Based Pseudo-Random Number Generators for Built-In Self-Test," IEEE Trans. Computer-Aided Design, vol. 8, pp. 842-859, Aug. 1989.
[6] A. Das and P.P. Chaudhuri, “Pseudo-Exhaustive Test Pattern Generation Using Cellular Automata,” IEEE Trans. Computers, Vol. 42, No. 3, Mar. 1993, pp. 340-352.
[7] D. Roy Chowdhury, S. Basu, I. Sen Gupta, and P. Pal Chaudhuri, "Design of CAECC—Cellular Automata Based Error Correcting code," IEEE Trans. Computers, vol. 43, no. 6, pp. 759-764, June 1994.
[8] S. Nandi, B.K. Kar, and P.P. Chaudhuri, "Data Encryption Using Cellular Automata," IEEE Trans. Computers, to be published.
[9] J. Wolf, "Adding Two Information Symbols to Certain Nonbinary BCH Codes and Some Applications," Bell System Technical J., pp. 2,405-2,424, Sept. 1969.
[10] A.K. Das and P. Pal Chaudhuri, "Efficient Characterization of Cellular Automata," Proc. IEE (Part E), vol. 137, pp. 81-87, Jan. 1990.
[11] S. Wolfram, "Statistical Mechanics of Cellular Automata," Review of Modern Physics, vol. 55, July 1983.
[12] A.K. Das, D. Saha, A.R. Chowdhury, S. Misra, and P. Pal Chaudhuri, "Signature Analyzer Based on Additive Cellular Automata," Proc. 20th Fault Tolerant Computing Systems, pp. 265-272,U.K., June 1990.
[13] M. Serra et al., "The Analysis of One-Dimensional Linear Cellular Automata and Their Aliasing Properties," IEEE Trans. Computer-Aided Design, vol. 9, no. 7, pp. 767-778, July 1990.

Index Terms:
Fault diagnosis, cellular automata, error correcting code, multichip module, VLSI.
Santanu Chattopadhyay, Dipanwita Roy Chowdhury, Subarna Bhattacharjee, Parimal Pal Chaudhuri, "Cellular-Automata-Array-Based Diagnosis of Board Level Faults," IEEE Transactions on Computers, vol. 47, no. 8, pp. 817-828, Aug. 1998, doi:10.1109/12.707584
Usage of this product signifies your acceptance of the Terms of Use.