This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Asynchronous Comparison-Based Decoders for Delay-Insensitive Codes
July 1998 (vol. 47 no. 7)
pp. 802-811

Abstract—A comparison-based decoder detects the arrival of a code word by comparing the received checkbits with the checkbits computed using the received data. Implementation issues underlying comparison-based decoders for systematic delay-insensitive (DI) or unordered codes is the subject of this paper. We show that if the decoder is to be implemented using asynchronous logic, i.e., if the gate and wire delays are arbitrary (unbounded but finite), then it is impossible to design a comparison-based decoder for any code that is more efficient than a dual-rail code. In other words, the encoded word must contain at least twice as many bits as the data. In addition, the codes should satisfy two other properties, called the initial condition and the all-zero lower triangle (AZLT) property, for the realization of a delay-insensitive comparison-based decoder. The paper shows that comparison-based decoders for codes that have the requisite level of redundancy and that satisfy the two properties can be implemented using asynchronous logic.

[1] V. Akella, N.H. Vaidya, and R. Redinbo, "Limitations of VLSI Implementation of Delay-Insensitive Codes," Digest of Papers: The 26th Int'l Symp. Fault-Tolerant Computing,Sendai, Japan, June 1996.
[2] J.M. Berger, "A Note on Error Detection Codes for Asymmetric Channels," Information and Control, vol. 4, pp. 68-73, 1961.
[3] M. Blaum, ed., Codes for Detecting and Correcting Unidirectional Errors.Los Alamitos, Calif.: IEEE CS Press, June 1993.
[4] M. Blaum and J. Bruck, "Unordered Error-Correcting Codes and Their Applications," Digest of Papers: The 22nd Int'l Symp. Fault-Tolerant Comp., pp. 486-493, July 1992.
[5] M. Blaum and J. Bruck, "Coding for Skew-Tolerant Parallel Asynchronous Communications," IEEE Trans. Information Theory, vol. 39, no. 2, pp. 379-388, Mar. 1993.
[6] M. Blaum and J. Bruck, "Delay-Insensitive Pipelined Communication on Parallel Buses," IEEE Trans. Computers, vol. 44, no. 5, pp. 660-668, May 1995.
[7] B. Bose, "On Unordered Codes," IEEE Trans. Computers, vol. 40, no. 2, pp. 125-131, Feb. 1991.
[8] B. Bose and T.R.N. Rao, "Theory of Unidirectional Error Correcting/Detecting Codes," IEEE Trans. Computers, vol. 31, no. 6, pp. 521-530, June 1982.
[9] E.B. Eichelberger, "Hazard Detection in Combinational and Sequential Switching Circuits." IBM J. Research, no. 9, pp. 90-99, Mar. 1965.
[10] S. Furber, "Computing without Clocks: Micropipelining the ARM Processor," Asynchronous Digital Circuit Design, G. Birtwistle and A. Davis, eds., pp. 211-262. Springer Verlag, 1995.
[11] Z. Kohavi, Switching and Finite Automata Theory, chapter 4 and chapter 6. Tata McGraw-Hill, 1978.
[12] A.J. Martin, “The Limitations to Delay-Insensitivity in Asynchronous Circuits,” Proc. Sixth MIT Conf. Advanced Research in VLSI, William J. Dally, ed., pp. 263-278, 1990.
[13] C.A. Mead and L. Conway, An Introduction to VLSI Systems, chapter 7, "System Timing." Addison Wesley, 1980
[14] R.E. Miller, Switching Theory Volume II: Sequential Circuits and Machines, chapter 10, "Speed Independent Switching Circuit Theory." John Wiley&Sons, 1965.
[15] T. Nanya, Y. Ueno, H. Kayotomi, M. Kuwako, and A. Takamura, "TITAC: Design of a Quasi-Delay-Insensitive Microprocessor," IEEE Design and Test of Computers, vol. 11, no. 2, pp. 50-63, June 1994.
[16] S.J. Piestrak, "Membership Test Logic for Delay-Insensitive Codes," Proc. Fourth Int'l Symp. Advanced Research in Asynchronous Circuits and Systems,San Diego, Mar. 30- Apr.2 1998.
[17] L. Tallini, L. Merani, and B. Bose, "Balanced Codes for Noise Reduction in VLSI Systems," Digest of Papers: The 24th Int'l Symp. Fault-Tolerant Computing, pages 212-218, June 1994.
[18] S.H. Unger, Asynchronous Sequential Switching Circuits.New York: Wiley-Interscience, 1969.
[19] K. van Berkel, R. Burges, J. Kessels, M. Roncken, F. Schalij, and A. Peeters, "Asynchronous Circuits for Low Power: A DCC Error Corrector," IEEE Design and Test of Computers, vol. 11, no. 2, pp. 22-32, June 1994.
[20] V. Varshavsky, M. Kishnivsky, V. Markhovsky, V. Peschansky, L. Rosenblum, A. Taubin, and B. Tzirlin, Self-Timed Control of Concurrent Processes.Dordrecht, The Netherlands: Kluwer Academic Publishers, 1990.
[21] T. Verhoeff, "Delay-Insensitive Codes—An Overview," Distributed Computing, no. 3, pp. 1-8, 1988.

Index Terms:
Delay-insensitive codes, self-timed design, delay-insensitive communication, block codes.
Citation:
Venkatesh Akella, Nitin H. Vaidya, G. Robert Redinbo, "Asynchronous Comparison-Based Decoders for Delay-Insensitive Codes," IEEE Transactions on Computers, vol. 47, no. 7, pp. 802-811, July 1998, doi:10.1109/12.709380
Usage of this product signifies your acceptance of the Terms of Use.