
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Takeshi Ikenaga, Takeshi Ogura, "CAM2: A HighlyParallel TwoDimensional Cellular Automaton Architecture," IEEE Transactions on Computers, vol. 47, no. 7, pp. 788801, July, 1998.  
BibTex  x  
@article{ 10.1109/12.709379, author = {Takeshi Ikenaga and Takeshi Ogura}, title = {CAM2: A HighlyParallel TwoDimensional Cellular Automaton Architecture}, journal ={IEEE Transactions on Computers}, volume = {47}, number = {7}, issn = {00189340}, year = {1998}, pages = {788801}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.709379}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  CAM2: A HighlyParallel TwoDimensional Cellular Automaton Architecture IS  7 SN  00189340 SP788 EP801 EPD  788801 A1  Takeshi Ikenaga, A1  Takeshi Ogura, PY  1998 KW  Cellular automaton KW  content addressable memory KW  realtime image processing KW  SIMD KW  multiplezigzag mapping. VL  47 JA  IEEE Transactions on Computers ER   
Abstract—Cellular automaton (CA) is a promising computer paradigm that can break through the von Neumann bottleneck. Twodimensional CA is especially suitable for application to pixellevel image processing. Although various architectures have been proposed for processing twodimensional CA, there are no compact, practical computers. So, in spite of its great potential, CA is not widely used. This paper proposes a highlyparallel twodimensional cellular automaton architecture called CAM
[1] J. von Neumann, "The General Logical Theory of Automata," Cerebral Mechanisms in Behavior—The Hixon Symp., L.A. Jeffress, ed. New York: John Wiley&Sons, 1951.
[2] K. Preston Jr. et al., "Basics of Cellular Logic with Some Applications in Medical Image Processing," Proc. IEEE, vol. 67, no. 5, pp. 826857, 1979.
[3] H. Harrer, "Multiple Layer DiscreteTime Cellular Neural Networks Using TimeVariant Templates," IEEE Trans. Circuits and Systems II, vol. 40, no. 3, pp. 191199, 1993.
[4] H. Harrer, J.A. Nossek, T. Roska, and L.O. Chua, "A CurrentMode DTCNN Universal Chip," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS '94), vol. 4, pp. 135138, 1994.
[5] J. Serra, Image Analysis and Mathematical Morphology.London: Academic Press, 1982.
[6] P. Maragos, "Tutorial on Advances in Morphological Image Processing and Analysis," Optical Eng., vol. 26, 1987.
[7] K. Preston Jr., "Cellular Logic Computers for Pattern Recognition," Computer, vol. 16, no. 1, pp. 3647, Jan. 1983.
[8] M.J.B. Duff et al., "Review of the CLIP Image Processing System," Proc. Nat'l Computer Conf., pp. 1,0551,060, 1978.
[9] K.E. Batcher, "Design of a Massively Parallel Processor," IEEE Trans. Computers, vol. 29, no. 9, pp. 836840, Sept. 1980.
[10] T. Kondo et al., "Pseudo MIMD Array ProcessorAAP2," Proc. 13th Symp. Computer Architecture Conf., pp. 330337, 1986.
[11] Thinking Machines Corp., "Connection Machine Model CM2 Technical Summary," v. 5.1, 1989.
[12] J. Nickolls, "The Design of the MasPar MP1," Proc. 35th IEEE CS Int'l Conf., COMPCON '90, pp. 2528, 1990.
[13] S.R. Sternberg, "Biomedical Image Processing," Computer, vol. 16, no. 1, pp. 2234, Jan. 1983.
[14] T. Toffoli and N. Margolus, Cellular Automata Machines, MIT Press, Cambridge, Mass., 1987.
[15] R. EtienneCummings et al., "A Foveated Visual Tracking Chip," Proc. IEEE Int'l SolidState Circuits Conf. (ISSCC '97), pp. 3839, 1997.
[16] K. Aizawa et al., "Implementations of on Sensor Image Compression and Comparisons Between Pixel and Column Parallel Architectures," Proc. IEEE Int'l Conf. Image Processing (ICIP97), vol. 2, pp. 258261, 1997.
[17] T. Komuro, I. Ishii, and M. Ishikawa, "Vision Chip Architecture Using GeneralPurpose Processing Elements for 1ms Vision System," Proc. Computer Architectures for Machine Perception (CAMP '97), pp. 276279, 1997.
[18] G. Estrin and R.H. Fuller, "Some Applications for Content Addressable Memory," Proc. FJCC, pp. 495508, 1963.
[19] T. Ogura, S. Yamada, and T. Nikaido, "A 4kbit Associative Memory LSI," IEEE J. SolidState Circuits, vol. 20, no. 6, pp. 1,2771,282, 1985.
[20] H. Kadota, J. Miyake, Y. Nishimichi, H. Kudoh, and K. Kagawa, "An 8kbit ContentAddressable and Reentrant Memory," IEEE J. SolidState Circuits, vol. 20, no. 6, pp. 951963, 1985.
[21] H. Yamada et al., "RealTime String Search Engine LSI for 800Mbit/sec LANs," Proc. IEEE Custom Integrated Circuits Conf. (CICC '88), pp. 21.6.121.6.4, 1988.
[22] T. Ogura, "A 20 KB Associative Memory LSI for Artificial Intelligence Machines," IEEE J. Solid State Circuits, Vol. 24, Aug. 1990, pp. 10141020.
[23] T. Yamagata et al., "A 288kb Fully Parallel Content Addressable Memory Using a StackedCapacitor Cell Structure," IEEE J. SolidState Circuits, vol. 27, no. 12, pp. 1,9271,933, 1992.
[24] S. Ushijima et al., "HighPerformance Connectionless Server for Public ATM Networks and Its Application to Multiple Services Support in Heterogeneous Networking Environments," Proc. Second Int'l Symp. Interworking, 1994.
[25] T. Ogura, M. Nakanishi, T. Baba, Y. Nakabayashi, and R. Kasai, "A 336kbit Content Addressable Memory for Highly Parallel Image Processing," Proc. IEEE Custom Integrated Circuits Conf. (CICC '96), vol. 13.4.1, pp. 273276, 1996.
[26] Y. Fujino, T. Ogura, and T. Tsuchiya, "Facial Image Tracking System Architecture Utilizing RealTime Labeling," Proc. SPIE Visual Comm. and Image Processing (VCIP '93), 1993.
[27] M. Nakanishi and T. Ogura, "A RealTime CAMBased Hough Transform Algorithm and Its Performance Evaluation," Proc. 13th Int'l Conf. Pattern Recognition (ICPR '96), vol. 2, pp. 516521, 1996.
[28] M. Nakanishi and T. Ogura, "RealTime Extraction Using a Highly Parallel Hough Transform Board," Proc. IEEE Int'l Conf. Image Processing (ICIP97), vol. 2, pp. 582585, 1997.
[29] M. Meribout, T. Ogura, and M. Nakanishi, "RealTime Hough Transform Based Circular Shape Extraction," Proc. IAPR Workshop Machine Vision Applications (MVA '96), pp. 178182, 1996.
[30] M. Meribout, M. Nakanishi, and T. Ogura, "Hough Transform Implementation on a Reconfigurable Highly Parallel Architecture," Proc. Computer Architectures for Machine Perception (CAMP '97), pp. 276279, 1997.
[31] E. Hosoya, T. Ogura, and M. Nakanishi, "RealTime 3D Feature Extraction Hardware Algorithm with Feature Point Matching Capability," Proc. IAPR Workshop Machine Vision Applications (MVA '96), pp. 430433, 1996.
[32] T. Ogura and M. Nakanishi, "CAMBased HighlyParallel Image Processing Hardware," IEICE Trans. Electron, vol. E80C, no. 7, pp. 868874, 1997.
[33] E.R. Dougherty and P.A. Laplante, RealTime Imaging. SPIE and IEEE Press, 1995.
[34] T. Ikenaga and T. Ogura, "CAM2: A HighlyParallel 2D Cellular Automata Architecture for RealTime and PalmTop PixelLevel Image Processing," Lecture Notes in Computer Scicence 1124: Proc. EuroPar '96, vol. 2, pp. 203666, 1996.
[35] T. Ikenaga and T. Ogura, "DiscreteTime Cellular Neural Networks Using HIghlyParallel 2D Cellular Automata CAM2," Proc. Int'l Symp. Nonlinear Theory and Its Applications (NOLTA '96), pp. 221224, 1996.
[36] T. Ikenaga and T. Ogura, "RealTime Morphology Processing Using Highly Parallel 2D Cellular Automata CAM2," Proc. IEEE Int'l Conf. Image Processing (ICIP97), vol. 2, pp. 562565, 1997.
[37] E. Sternheim, R. Singh, R. Madhavan, and Y. Trivedi, Digital Design and Synthesis with Verilog HDL.San Jose, Calif.: Automata Publishing, 1993.