This Article 
 Bibliographic References 
 Add to: 
Optimal Self-Testing Embedded Parity Checkers
March 1998 (vol. 47 no. 3)
pp. 313-321

Abstract—This paper presents a new simple and straightforward method for designing Self-Testing Embedded (STE) parity checkers. The building block is the two-input XOR gate. During normal, fault-free operation, each XOR gate receives all possible input vectors. The great advantage of the proposed method is that it is the only one that gives, in a simple and straightforward way, optimal STE realizations with respect to the cost (number of XOR gates) and the speed (number of XOR gate levels).

[1] W.C. Carter and P.F. Schneider, "Design of Dynamically Checked Computers," Proc. Fourth Congress IFIP, vol. 2, pp. 878-883,Edinburgh, Scotland, Aug.5-10 1968.
[2] D.A. Anderson, "Design of Self-Checking Networks Using Coding Techniques," Technical Report R-527, Coordinated Science Laboratory, Univ. of Illinois at Urbana-Champaign, 1971.
[3] M. Nicolaidis and B. Courtois, "Strongly Code-Disjoint Checkers," IEEE Trans. Computers, Vol. 37, No. 6, June 1988, pp. 751-756.
[4] T.R.N. Rao and Fujiwara, Error-Coding for Computer Systems.Englewood Cliffs, N.J.: Prentice Hall, 1989.
[5] Y. Tamir and C.H. Sequin, "Design and Application of Self-Testing Comparators Implemented with MOS PLA's," IEEE Trans. Computers, vol. 33, no. 6, pp. 493-506, June 1984.
[6] M. Nicolaidis, "Fault Secure Property Versus Strongly Code Disjoint Checkers," IEEE Trans. Computer-Aided Design, vol. 13, no. 5., pp. 651-658, May 1994.
[7] D. Nikolos, A. Paschalis, and G. Philokyprou, "Efficient Design of Totally Self-Checking Checkers for Low-Cost Arithmetic Codes," IEEE Trans. Computers, vol. 38, no. 7, pp. 807-814, July 1988.
[8] J. Khakbaz and F.J. McCluskey, "Self-Testing Embedded Checkers," CFC Technical Report 83-19, Center forReliable Computing, Stanford Univ., Stanford, Calif., Dec. 1983.
[9] C.D. Kraft and W.N. Toy, Microprogrammed Control and Reliable Design of Small Computers.Englewood Cliffs, N.J.: Prentice Hall, 1981.
[10] E. Fujiwara and K. Matsuoka, "A Self-Checking Generalized Prediction Checkers and Its Use for Built-In Testing," IEEE Trans. Computers, vol. 36, no. 1, pp. 86-93, Jan. 1987.
[11] S. Tarnick, "Embedded Parity and Two-Rail TSC Checkers with Error-Memorizing Capability," Proc. First Online Testing Workshop, pp. 221-225,Nice, France, 1995.
[12] G.P. Aksenova, "Necessary and Sufficient Conditions for the Synthesis of Completely Testable Modulo 2 Convolution Circuits," Automation and Remote Control, pp. 1,362-1,369. Plenum, 1980.
[13] J. Khakbaz, "Self-Testing Embedded Parity Trees," Digest of Papers FTCS-12, pp. 109-116,Santa Monica, Calif., June22-24 1982.
[14] J. Khakbaz and F.J. McCluskey, "Self-Testing Embedded Code Checkers," Digest of Papers Spring 1983 COMPCON, pp. 452-457,San Francisco, 28 Feb.- Mar.3 1983.
[15] J. Khakbaz and F.J. McCluskey, "Self-Testing Embedded Parity Checkers," IEEE Trans. Computers, vol. 33, no. 8, pp. 753-756, Aug. 1984.
[16] M. Nicolaidis, "Self-Exercising Checkers for Unified Built-In Self-Test (UBIST)," IEEE Trans. Computer-Aided Design, vol. 8, pp. 203-218, Mar. 1989.
[17] D. Nikolos, "Design of Self-Testing Embedded Parity Checkers Using Two-Input XOR Gates," Proc. 12th Int'l Conf. Fault-Tolerant Systems and Diagnostics (FTSD), pp. 158-162,Praha, Czechoslovakia, Sept.4-7 1989.
[18] D. Nikolos, "Optimal Self-Testing Embedded Two-Rail Checkers," Proc. Second IEEE Int'l On-Line Testing Workshop, pp. 154-157,Biarritz, France, July8-10 1996.
[19] D.C. Bossen, D.L. Opstako, and A.M. Patel, "Optimum Test Patterns for Parity Networks," Proc. AFIPS 1970 Fall Joint Computing Conf., vol. 37, pp. 63-68,Houston, Tex., Nov.17-19 1970.

Index Terms:
Parity tree, parity checker, two-rail checker, self-testing , embedded self-testing circuits.
Dimitris Nikolos, "Optimal Self-Testing Embedded Parity Checkers," IEEE Transactions on Computers, vol. 47, no. 3, pp. 313-321, March 1998, doi:10.1109/12.660167
Usage of this product signifies your acceptance of the Terms of Use.