This Article 
 Bibliographic References 
 Add to: 
Fail-Safe Interfaces for VLSI: Theoretical Foundations and Implementation
January 1998 (vol. 47 no. 1)
pp. 62-77

Abstract—This paper presents the design of strongly fail-safe interfaces which transform binary signals, generated by a system with error detection capabilities and eventually with fault-tolerant capabilities, into fail-safe signals, that is to say, into signals which, in the presence of failures, will be either correct or safe. The strongly fail-safe property is achieved by means of concurrent checking techniques. The interest of these interfaces is that they can be implemented in VLSI, while the conventional fail-safe interfaces require using discrete components. A formal theory of fail-safe systems is developed to guide the implementation of the new solutions.

[1] H. Mine and Y. Koga, "Basic Properties and a Construction Method for Fail-Safe Logical Systems," IEEE Trans. Electronic Computers, vol. 16, pp. 282-289, June 1967.
[2] M. Nicolaidis, S. noraz, and B. Courtois, "A Generalized Theory of Fail Safe Systems," Proc. 19th Int'l Symp. Fault-Tolerant Computing, pp. 398-406,Montreal, Canada, June 1989.
[3] K. Futsuhara, N. Sugimoto, and M. Mukaidono, "Fail-Safe Logic Elements Having Upper and Lower Thresholds and Their Application to Safety Control," Digest of Papers, 18th Int'l Symp. Fault-Tolerant Computing, pp. 15-18, poster sessions, Tokyo, June27-30, 1988.
[4] W. Carter and P. Schneider, "Design of Dynamically Checked Computers," Proc. Information Processing '68, vol. 2, pp. 878-883, IFIP Congress, Edinburgh, 1968. Amsterdam: NorthHolland, 1969.
[5] N. Gaitanis, "A Totally Self-Checking Error Indicator," IEEE Trans. Computers, Aug. 1985, Vol. 34, No. 8, pp. 758-761.
[6] T. Nanya and T. Kawamura, "On Error Indication for Totally Self-Checking Systems," IEEE Trans. Computers, vol. 36, no. 11, pp. 1,389-1,392, Nov. 1987.
[7] V.G. Oklobdzija and P.G. Kovijanic, "On Testability of CMOS Domino Logic," Proc. 14th Int'l Symp. Fault-Tolerant Computing, pp. 50-55,Orlando, Fla., June 1984.
[8] E. Fujiwara and K. Matsuoka, "A Totally Self-Checking, Generalized Prediction Checker and Its Application for Built-In Testing," Proc. 15th Int'l Symp. Fault-Tolerant Computing, pp. 384-389,Ann Arbor, Mich., June 1985.
[9] M. Nicolaidis, "Fault Secure Property Versus Strongly Code Disjoint Checkers," IEEE Trans. Computer-Aided Design, vol. 13, no. 5., pp. 651-658, May 1994.

Index Terms:
Fail-safe circuits, totally fail-safe circuits, strongly fail-safe circuits, self-checking circuits, fail-safe comparators, fail-safe voters.
Michael Nicolaidis, "Fail-Safe Interfaces for VLSI: Theoretical Foundations and Implementation," IEEE Transactions on Computers, vol. 47, no. 1, pp. 62-77, Jan. 1998, doi:10.1109/12.656082
Usage of this product signifies your acceptance of the Terms of Use.