This Article 
 Bibliographic References 
 Add to: 
Methodologies for Tolerating Cell and Interconnect Faults in FPGAs
January 1998 (vol. 47 no. 1)
pp. 15-33

Abstract—The very high levels of integration and submicron device sizes used in current and emerging VLSI technologies for FPGAs lead to higher occurrences of defects and operational faults. Thus, there is a critical need for fault tolerance and reconfiguration techniques for FPGAs to increase chip yields (with factory reconfiguration) and/or system reliability (with field reconfiguration). We first propose techniques utilizing the principle of node-covering to tolerate logic or cell faults in SRAM-based FPGAs. A routing discipline is developed that allows each cell to cover—to be able to replace—its neighbor in a row. Techniques are also proposed for tolerating wiring faults by means of replacement with spare portions. The replaceable portions can be individual segments, or else sets of segments, called "grids." Fault detection in the FPGAs is accomplished by separate testing, either at the factory or by the user. If reconfiguration around faulty cells and wiring is performed at the factory (with laser-burned fuses, for example), it is completely transparent to the user. In other words, user configuration data loaded into the SRAM remains the same, independent of whether the chip is defect-free or whether it has been reconfigured around defective cells or wiring—a major advantage for hardware vendors who design and sell FPGA-based logic (e.g., glue logic in microcontrollers, video cards, DSP cards) in production-scale quantities. Compared to other techniques for fault tolerance in FPGAs, our methods are shown to provide significantly greater yield improvement, and a 35 percent non-FT chip yield for a 16 × 16 FPGA is more than doubled.

[1] Altera Corporation, FLEX8000 Programmable Logic Device Family Data Sheet. 1994.
[2] S. Brown Univ. of Toronto, private communication, May 1995.
[3] R. Cliff et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device," Proc. IEEE Custom Integrated Circuits Conf., pp. 7.3.1-7.3.5, 1993.
[4] P. Chow et al., "A 1.2mm CMOS FPGA Using Cascaded Logic Blocks and Segmented Routing," Proc. Oxford 1991 Int'l Workshop Field Programming Logic and Applications, pp. 91-102, FPGAs, W. Moore and W. Luk, eds. Abingdon, England: Abingdon EE&CS Books, 1991.
[5] J.A. Cunningham, "The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing," IEEE Trans. Semiconductors, vol. 3, no. 2, May 1990, pp. 60-71.
[6] S. Dutt and F. Hanchek, "REMOD: A New Hardware- and Time-Efficient Methodology for Designing Fault-Tolerant Arithmetic Circuits," IEEE Trans. VLSI Systems, vol. 5, pp. 34-56, Mar. 1997.
[7] S. Dutt and J.P. Hayes, “Some Practical Issues in the Design of Fault-Tolerant Multiprocessors,” IEEE Trans. Computers, vol. 41, no. 5, pp. 588–598, May 1992.
[8] S. Dutt and N.R. Mahapatra, "Node Covering, Error Correcting Codes and Multiprocessors with Very High Average Fault Tolerance," IEEE Trans. Computers, vol. 46, no. 9, pp. 997-1,015, Sept. 1997.
[9] F. Hanchek and S. Dutt, "Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGAs," Proc. Int'l Conf. VLSI Design, pp. 225-229, Jan. 1996.
[10] F. Hanchek and S. Dutt, "Design Methodologies for Tolerating Cell and Interconnect Faults in FPGAs," Proc. Int'l Conf. Computer Design, pp. 326-331, Oct. 1996.
[11] F. Hanchek and S. Dutt, "Design Methodologies for Tolerating Logic and Interconnect Faults in FPGAs," technical teport, Sept. 1997, .
[12] N. Hastie and R. Cliff, "The Implementation of Hardware Subroutines on Field Programmable Gate Arrays," Proc. IEEE Custom Integrated Circuits Conf., pp. 31.4.1-31.4.4, 1990.
[13] F. Hatori et al., "Introducing Redundancy in Field Programmable Gate Arrays," Proc. IEEE Custom Integrated Circuits Conf., pp. 7.1.1-7.1.4, 1993.
[14] N.J. Howard, A.M. Tyrrell, and N.M. Allinson, "The Yield Enhancement of Field-Programmable Gate Arrays," IEEE Trans. VLSI Systems, Vol. 2, No. 1, Jan. 1994, pp. 115-123.
[15] F. Lombardi, X.T. Chen, and W.K. Huang, On the Diagnosis of Programmable Interconnects: Theory and Applications Proc. IEEE VLSI Test Symp., pp. 204-209, 1996.
[16] W.K. Huang and F. Lombardi, "An Approach for Testing Programmable/Configurable Field Programmable Gate Arrays," Proc. 14th IEEE VLSI Test Symp., IEEE CS Press, 1996, pp. 450-455.
[17] M. Khellah, S. Brown, and Z. Vranesic, "Modelling Routing Delays in SRAM-based FPGAs," Proc. 1993 CCVLSI, pp. 6B.13-6B.18, Nov. 1993.
[18] V. Kumar, A. Dahbura, F. Fisher, and P. Juola, "An Approach for the Yield Enhancement of Programmable Gate Arrays," Proc. IEEE Int'l Conf. Computer-Aided Design, pp. 226-229, Nov. 1989.
[19] J. McDonald, B. Philhower, and H. Greub, "A Fine Grained, Highly Fault-tolerant System Based on WSI and FPGA Technology," Proc. Oxford 1991 Int'l Workshop Field Programming Logic Applications, pp. 114-126, FPGAs, W. Moore and W. Luk, eds. Abingdon, England: Abingdon EE&CS Books, 1991.
[20] J. Narasimhan, K. Nakajima, C. Rim, and A. Dahbura, "Yield Enhancement of Programmable ASIC Arrays by Reconfiguration of Circuit Placements," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 8, pp. 976-986, Aug. 1994.
[21] K. Roy and S. Nag, "On Routability for FPGAs Under Faulty Conditions," IEEE Trans. Computers, Vol. 44, No. 11, Nov. 1995, pp. 1296-1305.
[22] C. Stroud, S. Konala, P. Chen, and M. Abramovici, “Built-In Self-Test of Logic Blocks in FPGAs,” Proc. 14th VLSI Test Symp., pp. 387-392, 1996.
[23] C. Stroud, E. Lee, and M. Abramovici, "BIST-Based Diagnostics of FPGA Logic Blocks," Proc. Int'l Test Conf., 1996.
[24] Field-Programmable Gate Array Technology, S.M. Trimberger, ed. Boston: Kluwer Academic, 1994.
[25] S. Trimberger Xilinx Corporation, private communication, July 1995.
[26] J. Turner, "FPGA Yield Enhancement through Redundancy," unpublished presentation at Second ACM Inte'l Workshop Field Programmable Gate Arrays, reported in SIGDA Newsletter, vol. 24, nos. 1/2, pp. 31-36, 1994.
[27] Xilinx, Inc., The Programmable Logic Data Book. 1994.
[28] Private communication with Xilinx engineers when S. Dutt visited Xilinx, Aug. 1996.

Index Terms:
Fault tolerance, Field Programmable Gate Array (FPGA), yield improvement, cell faults, wiring faults, reconfiguration.
Fran Hanchek, Shantanu Dutt, "Methodologies for Tolerating Cell and Interconnect Faults in FPGAs," IEEE Transactions on Computers, vol. 47, no. 1, pp. 15-33, Jan. 1998, doi:10.1109/12.656073
Usage of this product signifies your acceptance of the Terms of Use.