This Article 
 Bibliographic References 
 Add to: 
Guest Editors' Introduction
January 1998 (vol. 47 no. 1)
pp. 1

[1] S.V. Adve and K. Gharachorloo, "Shared Memory Consistency Models: A Tutorial," Computer, vol. 29, no. 12, pp. 66-76, Dec. 1996.
[2] M. Brorsson, F. Dahlgren, H. Nilsson, and P. Stenstrom, "The CacheMire Test BenchA Flexible and Effective Approach for Simulation of Multiprocessors," Proc. 26th Ann. Simulation Symp., 1993.
[3] L.M. Censier and P. Feautrier, "A New Solution to Coherence Problems in Multicache Systems," IEEE Trans. Computers, vol. 27, no. 12, pp. 1,112-1,118, Dec. 1978.
[4] S. Chandra, B. Richards, and J.R. Larus, "Teapot: Language Support for Writing Memory Coherence Protocols," Proc. SIGPLAN Conf. Programming Language Design and Implementation, May 1996.
[5] D.L. Dill, A.J. Drexler, A.J. Hu, and C.H. Yang, "Protocol Verification as a Hardware Design Aid," Proc. Int'l Conf. Computer Design: VLSI in Computers and Processors, pp. 522-525, Oct. 1992.
[6] M. Galles and E. Williams, "Performance Optimizations and Verification Methodology of the SGI Challenge Multiprocessor," Proc. Hawaii Int'l Conf. System Sciences, vol. 1, pp. 134-143, Jan 1994.
[7] C.N. Ip and D.L. Dill, "Verifying Systems with Replicated Components in Mur$\varphi,$" Proc. Int'l Conf. Computer-Aided Verification, 1996.
[8] D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy, "The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor," Proc. 17th Int'l Symp. Computer Architecture, pp. 148-159, June 1990.
[9] D.T. Marr, S. Natarajan, S. Thakkar, and R. Zucker, "Multiprocessor Validation of the Pentium Pro," Computer, vol. 29, no. 11, pp. 47-53, Nov. 1996.
[10] T. Nipkow, "Formal Verification of Data Type RefinementTheory and Practice," Lecture Notes in Computer Science, vol. 430, pp. 561-591. Springer-Verlag, May/June 1989.
[11] A. Nowatzyk, G. Aybay, M. Browne, E. Kelly, M. Parkin, B. Radke, and S. Vishin, "The Scalable Shared Memory Multiprocessor," Proc. Int'l Conf. Parallel Processing, 1995.
[12] A. Nowatzyk, G. Aybay, M. Browne, E. Kelly, M. Parkin, B. Radke, and S. Vishin, "Exploiting Parallelism in Cache Coherency Protocol Engines," Proc. First Int'l EURO-PAR Conf., pp. 269-286, Aug. 1995.
[13] F. Pong and M. Dubois, "A New Approach for the Verification of Cache Coherence Protocols," IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 8, pp. 773-787, Aug. 1995.
[14] F. Pong, A. Nowatzyk, G. Aybay, and M. Dubois, "Verifying Distributed Directory-based Cache Coherence Protocols:, a Case Study," Proc. First Int'l EURO-PAR Conf., pp. 287-300, Aug. 1995.
[15] F. Pong and M. Dubois, "A Survey of Techniques for Verifying Cache Coherence Protocols," ACM Computing Surveys, vol. 29, no. 1, pp. 82-126, Mar. 1997.
[16] F. Pong, "Symbolic State Model; A New Approach for the Verification of Cache Coherence Protocols," PhD dissertation, Dept. of Electrical Eng.-Systems, Univ. of Southern California, Aug. 1995.
[17] C. Scheurich, "Access Ordering and Coherence in Shared Memory Multiprocessors," PhD thesis, Univ. of Southern California, 1989.
[18] J.P. Singh, W.-D. Weber, and A. Gupta, "SPLASH: Stanford Parallel Applications for Shared-Memory," Computer Architecture News, vol. 20, no. 1, pp. 5-44, Mar. 1992.
[19] P. Stenström, "A Survey of Cache Coherence Schemes for Multiprocessors," Computer, vol. 23, no. 6, pp. 12-24, June 1990.
[20] Sparc International, The SPARC Architecture Manual, Version 9. Prentice Hall, 1994.
[21] D.D. Wood, G.A. Gibson, and R.H. Katz, "Verifying a Multiprocessor Cache Controller Using Random Test Generation," IEEE Design and Test of Computers, pp. 13-25, Aug. 1990.

Karama Kanoun, Irith Pomeranz, "Guest Editors' Introduction," IEEE Transactions on Computers, vol. 47, no. 1, pp. 1, Jan. 1998, doi:10.1109/TC.1998.656586
Usage of this product signifies your acceptance of the Terms of Use.