This Article 
 Bibliographic References 
 Add to: 
A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors
December 1997 (vol. 46 no. 12)
pp. 1363-1371

Abstract—This paper presents an effective reconfiguration scheme consisting of detailed spare replacement, processor placement, routing, and switch programming mechanisms. A new switch programming scheme is proposed to reduce the hardware overhead of reconfiguration. A thorough yield simulation tool has been developed for accurate prediction of yield by considering the effects of defect clusters and switching network failures. This yield simulation tool can also be used to obtain the information on the performance degradation, spare replacement, processor placement, routing and the switch programming algorithm survival probability.

[1] Computer, Special Issue on Wafer-Scale Integration: Architectures and Algorithms, vol. 25, no. 4, Apr. 1992.
[2] Y.Y. Chen, C.H. Cheng, and J. E. Chen, "An Efficient Switching Network Fault Diagnosis for Reconfigurable VLSI/WSI Array Processors," Proc. IEEE Eighth Int'l Conf. VLSI Design, Jan. 1995.
[3] C.H. Stapper, "On Yield, Fault Distribution, and Clustering of Particles," IBM J. Research and Development, vol. 30, pp. 326-338, May 1986.
[4] I. Koren, Z. Koren, and C.H. Stapper, "A Unified Negative-Binomial Distribution for Yield Analysis of Defect-Tolerant Circuits," IEEE Trans. Computers, vol. 42, no. 6, pp. 724-733, June 1993.
[5] M. Blatt, "Combining Switch and Site Yield for Soft-Configurable WSI," Proc. Int'l Conf. Wafer-Scale Integration, pp. 97-103, Jan. 1991.
[6] A. Boubekeur, J-L Patry, and G. Saucier, "Configuring a Wafer-Scale Two-Dimensional Array of Single-Bit Processors," Computer, pp. 29-39, Apr. 1992.
[7] K. Belkhale and P. Banerjee,“Reconfiguration strategies for VLSI processor arrays and trees using a modified Diogenes approach,” IEEE Trans. Computers, vol. 41, no. 1, pp. 83-96, 1992.
[8] A.S.M. Hassan and V.K. Argawal, "A Fault-Tolerant Modular Architecture for Binary Trees," IEEE Trans. Computers, Vol. C-35, Apr. 1986, pp. 356-361.
[9] P. Banerjee, S.Y. Kuo, and W.K. Fuchs, "Reconfigurable Cube-Connected Cycles Architectures," Proc. IEEE Int'l Fault-Tolerant Computing Symp., pp. 286-291, 1986.
[10] Y.Y. Chen and S.J. Upadhyaya, "Modeling the Reliability of a Class of Fault Tolerant VLSI/WSI Systems Based on Multiple-Level Redundancy," IEEE Trans. Computers, vol. 43, no. 6, pp. 737-748, June 1994.
[11] S.K. Tewksbury, Wafer-Level Integrated Systems: Implementation Issues.Hingham, Mass.: Kluwer Academic, 1989.
[12] J.-L. Patry and G. Saucier, "Design of a Universal Switching Network for Reconfigurable 2D-Arrays," Wafer Scale Integration III, M. Sami and F. Distante, eds., pp. 377-391New York: Elsevier Science, 1990.
[13] S.Y. Kung, S.N. Jean, and C.W. Chang, "Fault-Tolerant Array Processors Using Single-Track Switches," IEEE Trans. Computers, vol. 38, no. 4, pp. 501-514, Apr. 1989.
[14] A.D. Singh, Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays IEEE Trans. Computers, vol. 37, no. 11, pp. 1398-1410, Nov. 1988.
[15] D.H. Walker and S.W. Director, "VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits," IEEE Trans. Computer-Aided Design of ICs and Systems, vol. 5, no. 4, pp. 541-556, Oct. 1986.

Index Terms:
VLSI/WSI array processor, performance analysis, reconfiguration process, redundancy scheme, switch programming, yield simulation.
Yung-Yuan Chen, Shambhu J. Upadhyaya, Ching-Hwa Cheng, "A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors," IEEE Transactions on Computers, vol. 46, no. 12, pp. 1363-1371, Dec. 1997, doi:10.1109/12.641936
Usage of this product signifies your acceptance of the Terms of Use.