This Article 
 Bibliographic References 
 Add to: 
Concurrent Error Detection in Nonlinear Digital Circuits Using Time-Freeze Linearization
November 1997 (vol. 46 no. 11)
pp. 1208-1218

Abstract—Concurrent error detection in digital circuits is very important in applications where error in processed data can have catastrophic effects. Typically, error detection is performed by a small amount of additional hardware called the checking circuit. In the past, researchers have developed techniques for concurrent error detection in linear digital state variable circuits. In this paper, we investigate concurrent error detection techniques for nonlinear digital circuits that compute polynomial functions of multiple variables. Such circuits have widespread use in the design of various classes of nonlinear digital filters. The proposed error detection schemes are possible due to the use of a new linearization method called time-freeze linearization. In this method, a nonlinear circuit is modeled as a linear circuit for each individual time frame corresponding to the time taken to process a given set of input data. The defining parameters of this linear model change from one time frame to another but are regarded as fixed or frozen in any given time frame. This allows the use of real number checksum codes for fault detection. As opposed to duplicating the entire nonlinear part of the circuit, our approach allows us to use the nonlinear functions to drive the check circuitry, while achieving full fault coverage at low hardware cost.

[1] A.V. Oppenheim and R.W. Schafer, Digital Signal Processing.Englewood Cliffs, N.J.: Prentice Hall, 1975.
[2] L.R. Rabiner and B. Gold, Theory and Applications of Digital Signal Processing.Englewood Cliffs, N.J.: Prentice Hall, 1975.
[3] G.W. Swisher, Linear Systems Analysis.Champaign, Ill.: Matrix Publishers, 1976.
[4] A. Papoulis, Circuits and Systems: A Modern Approach.New York: Holt Rhinehart and Winston, 1980.
[5] B.C. Kuo, Digital Control Systems.New York: Holt Rhinehart and Winston, 1980.
[6] H. Kwakernaak and R. Sivan, Linear Optimal Control Systems.New York: John Wiley&Sons, 1972.
[7] P. Denyer and D. Renshaw, VLSI Signal Processing: A Bit-Serial Approach.Reading, Mass.: Addison-Wesley, 1985.
[8] R. Hartley and J.R. Jasica, "Behavioral to Structural Translation in a Bit-Serial Silicon Compiler," IEEE Trans. Computer-Aided Design, vol. 7, no. 8, pp. 877-886, Aug. 1988.
[9] N. Park and A.C. Parker, "Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications," IEEE Trans. Computer-Aided Design, vol. 7, Mar. 1988.
[10] G. Goosens, R. Jain, J. Vandewalle, and H. de Man, "An Optimal and Flexible Delay Management Techniques for VLSI," Proc. Int'l Symp. Math. Theory of Networks and Systems, Stockholm, 1985.
[11] J.Y. Jou and J.A. Abraham, "Fault Tolerant FFT Networks," IEEE Trans. Computers, Vol. 37, May 1988, pp. 548-561.
[12] K.H. Huang and J.A. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations," IEEE Trans. Computers, vol. 33, no. 6, pp. 518-528, June 1984.
[13] J.Y. Jou and J.A. Abraham, "Fault-Tolerant Matrix Arithmetic and Signal Processing on Highly Concurrent Computing Structures," Proc. IEEE, vol. 74, no. 5, pp. 732-741, May 1986.
[14] A.L.N. Reddy and P. Banerjee, “Algorithm-Based Fault Detection for Signal Processing Applications,” IEEE Trans. Computers, vol. 39, no. 10, pp. 1,304-1,308, Oct. 1990.
[15] G.M. Megson and D.J. Davis, "Algorithmic Fault Tolerance for Matrix Operations on Triangular Arrays," J. Parallel Computing, vol. 10, no. 2, pp. 207-219, Apr. 1989.
[16] F.T. Luk and H. Park, “An Analysis of Algorithm-Based Fault Tolerance Techniques,” J. Parallel and Distributed Computing, vol. 5, pp. 172-184, 1988.
[17] V.S.S. Nair and J.A. Abraham, "Real-Number Codes for Fault-Tolerant Matrix Operations on Processor Arrays," IEEE Trans. on Computers, Vol. 39, No. 4, Apr. 1990, pp. 426-435.
[18] V. Balasubramanian and P. Banerjee, "Compiler-Assisted Synthesis of Algorithm-Based Checking in Multiprocessors," IEEE Trans. Computers, vol. 39, no. 4, pp. 436-446, Apr. 1990.
[19] A. Chatterjee and M.A. d'Abreu,"The Design of Fault-Tolerant Linear Digital State Variable Systems: Theory and Techniques," IEEE Trans. Computers, vol. 42, no. 10, pp. 794-808, Oct. 1993.
[20] B.W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, pp. 394-402. Reading, Mass.: Addison-Wesley, June 1989.

Index Terms:
Concurrent error detection, checksum codes, nonlinear digital filters, self-healing systems, state variable systems.
Abhijit Chatterjee, Rabindra K. Roy, "Concurrent Error Detection in Nonlinear Digital Circuits Using Time-Freeze Linearization," IEEE Transactions on Computers, vol. 46, no. 11, pp. 1208-1218, Nov. 1997, doi:10.1109/12.644296
Usage of this product signifies your acceptance of the Terms of Use.