This Article 
 Bibliographic References 
 Add to: 
The Reconfigurable Ring of Processors: Fine-Grain Tree-Structured Computations
October 1997 (vol. 46 no. 10)
pp. 1119-1131

Abstract—We study fine-grain computation on the Reconfigurable Ring of Processors $({\cal RRP}),$ a parallel architecture whose processing elements (PEs) are interconnected via a multiline reconfigurable bus, each of whose lines has one-packet width and can be configured, independently of other lines, to establish an arbitrary PE-to-PE connection. We present a "cooperative" message-passing protocol that will, in the presence of suitable implementation technology, endow an ${\cal RRP}$ with message latency that is logarithmic in the number of PEs a message passes over in transit. Our study focuses on the computational consequences of such latency in such an architecture. Our main results prove that: 1) an N-PE ${\cal RRP}$ can execute a sweep up or down an N-leaf complete binary tree in time proportional to log N log log N; 2) a broad range of N-PE architectures, including N-PE ${\cal RRP}{\rm s},$ require time proportional to log N log log N to perform such a sweep.

[1] G. Bilardi and F.P. Preparata, "Horizons of Parallel Computation," J. Parallel and Distributed Computing, vol. 27, pp. 172-182, 1996.
[2] G.E. Blelloch, "Scans as Primitive Parallel Operations," IEEE Trans. Computers, vol. 38, pp. 1,526-1,538, 1989.
[3] B. Rousso, S. Peleg, I. Finci, and A. Rav-Acha, “Universal Mosaicing Using Pipe Projection,” Proc. Sixth Int'l Conf. Computer Vision, pp. 945-952, Jan. 1998.
[4] F.T. Leighton,Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes.San Mateo, Calif.: Morgan Kaufmann, 1992.
[5] C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, Mass., 1980.
[6] R. Miller,V.K. Prasanna Kumar,D.I. Reisis, and Q.F. Stout,“Parallel computations on reconfigurable meshes,” IEEE Trans. on Computers, pp. 678-692, June 1993.
[7] A.L. Rosenberg, V. Scarano, and R.K. Sitaraman, "The Reconfigurable Ring of Processors: Efficient Algorithms via Hypercube Simulation," Parallel Processing Letters, vol. 5, special issue on dynamically reconfigurable architectures, pp. 37-48, 1995.
[8] P.M.B. Vitanyi, "A Modest Proposal for Communication Costs in Multicomputers," Concurrent Computations: Algorithms, Architecture, and Technology, S.K. Tewksbury, B.W. Dickinson, and S.C. Schwartz, eds., pp. 203-216.New York: Plenum Press, 1988.

Index Terms:
Communication protocols, dynamically reconfigurable parallel architectures, fine-grain parallel computing, rings of processors, tree-sweep algorithms.
Arnold L. Rosenberg, Vittorio Scarano, Ramesh K. Sitaraman, "The Reconfigurable Ring of Processors: Fine-Grain Tree-Structured Computations," IEEE Transactions on Computers, vol. 46, no. 10, pp. 1119-1131, Oct. 1997, doi:10.1109/12.628396
Usage of this product signifies your acceptance of the Terms of Use.