This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Efficient VLSI Layouts for Homogeneous Product Networks
October 1997 (vol. 46 no. 10)
pp. 1070-1082

Abstract—In this paper, we develop generalized methods to layout homogeneous product networks with any number of dimensions, and analyze their VLSI complexity by deriving upper and lower bounds on the area and maximum wire length.

In the literature, lower bounds are generally obtained by computing lower bounds on the bisection width or the crossing number of the network being laid out. In this paper, we define a new measure that we call "maximal congestion," that can be used to obtain both the bisection width and the crossing number, thereby unifying the two approaches. Upper bounds are traditionally obtained by constructing layouts based on separators or bifurcators. Both methods have the basic limitation that they are applicable only for graphs with bounded vertex degree. The separators approach generally yields good layouts when good separators can be found, but it is difficult to find a good separator for an arbitrary graph. The bifurcators approach is easier to apply, but it generally yields larger area and wire lengths. We show how to obtain "strong separators" as well as bifurcators for any homogeneous product network, as long as the factor graph has bounded vertex degree. We illustrate application of both methods to layout a number of interesting product networks.

Furthermore, we introduce a new layout method for product networks based on the combination of collinear layouts. This method is more powerful than the two methods above because it is applicable even when the factor graph has unbounded vertex degree. It also yields smaller area than the earlier methods. In fact, our method has led to the optimal area for all of the homogeneous product networks we considered in this paper with one exception, which is very close to optimal. In regards to wire lengths, the results obtained by our method turned out to be the best of the three methods for all the examples we considered, again subject to one (and the same) exception. We give an extensive variety of such examples.

[1] M. Baumslag and F. Annexstein, "A Unified Framework for Off-Line Permutation Routing in Parallel Networks," Math. Systems Theory, vol. 24, no. 4, pp. 233-251, 1991.
[2] S.N. Bhatt and F.T. Leighton, "A Framework for Solving VLSI Graph Layout Problems," J. Computer and System Sciences, vol. 28, pp. 300-343, 1984.
[3] S.N. Bhatt and C.E. Leiserson, "Minimizing Wire Delay in VLSI Layouts," MIT VLSI memo 82-86, 1982.
[4] L. Bhuyan and D.P. Agrawal, "Generalized Hypercubes and Hyperbus Structures for a Computer Network," IEEE Trans. Computers, vol. 33, no. 4, pp. 323-333, Apr. 1984.
[5] F.R.K. Chung, "Labelings of Graphs," Selected Topics in Graph Theory 3, L.W. Beineke and R.J. Wilson, eds., pp. 151-168. Academic Press, 1988.
[6] S.K. Das and A.K. Banerjee, "Hyper Petersen Network: Yet Another Hypercube-Like Topology," Proc. Frontiers '92, pp. 270-277,McLean, Va., Oct. 1992.
[7] K. Efe and A. Fernández, "Products of Networks with Logarithmic Diameter and Fixed Degree," IEEE Trans. Parallel and Distributed Systems, vol. 6, pp. 963-975, Sept. 1995.
[8] K. Efe and A. Fernández, "Mesh-Connected Trees: A Bridge Between Grids and Meshes of Trees," IEEE Trans. Parallel and Distributed Systems, vol. 7, no. 12, pp. 1,281-1,291, Dec. 1996.
[9] T. El-Ghazawi and A. Youssef, "A General Framework for Developing Adaptive Fault-Tolerant Routing Algorithms," IEEE Trans. Reliability, vol. 42, pp. 250-258, June 1993.
[10] E. Ganesan and D.K. Pradhan,“The hyper-de Bruijn multiprocessor networks: Scalable versatile architecture,” IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 9, pp. 962-978, Sept. 1993.
[11] P.C. Kainen, "A Lower Bound for Crossing Numbers of Graphs with Applications to Kn, Kp,q, and Q(d)," J. Combinatorial Theory, vol. 12, pp. 287-298, 1972.
[12] D.J. Kleitman, "The Crossing Number of K5,n," J. Combinatorial Theory, vol. 9, pp. 315-323, 1971.
[13] F.T. Leighton, "New Lower Bound Techniques for VLSI," Proc. 22nd Ann. Symp. Foundations of Computer Science, pp. 1-12, 1981.
[14] F.T. Leighton, Complexity Issues in VLSI.Cambridge, Mass.: MIT Press, 1983.
[15] F.T. Leighton,Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes.San Mateo, Calif.: Morgan Kaufmann, 1992.
[16] C.E. Leiserson, "Area-Efficient Graph Layout (for VLSI)," Proc. 21st Ann. Symp. Foundations of Computer Science, pp. 270-281, Oct. 1980.
[17] C.E. Leiserson, "Area-Efficient VLSI Computation," PhD thesis, Carnegie-Mellon Univ., 1981. MIT Press, 1983.
[18] R.B. Panwar and L.M. Patnaik, "Solution of Linear Equations on Shuffle-Exchange and Modified Shuffle Exchange Networks," Proc. 26th Allerton Conf., pp. 1,116-1,125, 1988.
[19] A.L. Rosenberg,“Product-shuffle networks: Toward reconciling shuffles and butterflies,” Discrete Applied Mathematics, vol. 37/38, pp. 465-488, July 1992.
[20] D.D. Sherlekar and J. JáJá, "Layouts of Graphs of Arbitrary Degree," Proc. 25th Ann. Allerton Conf., Sept. 1987.
[21] D.D. Sherlekar and J. JáJá, "Balanced Graph Dissections and Layouts for Hierarchical VLSI Layout Design," Technical Report CSE-TR-22-89, Dept. of Electrical Eng. and Computer Science, Univ. of Michigan, Ann Arbor, 1989.
[22] O. Sykora and I. Vrto, "On the Crossing Number of the Hypercube and the Cube Connected Cycles," Proc. 17th Int'l Workshop Graph-Theoretic Concepts in Computer Science, WG '91, G. Schmidt and R. Berghammer, eds., vol. 570, Lecture Notes in Computer Science, pp. 214-218.Fischbachau, Germany: Springer-Verlag, June 1991.
[23] C.D. Thompson,“A complexity theory for VLSI,” PhD thesis, Carnegie-Mellon Univ., Aug. 1980.
[24] J.D. Ullman, Computational Aspects of VLSI.Rockville, Md.: Computer Science Press, 1984.
[25] L.G. Valiant, "Universality Considerations in VLSI Circuits," IEEE Trans. Computers, vol. 30, no. 2, pp. 135-140, Feb. 1981.
[26] A. Youssef and B. Narahari, "Banyan-Hypercube Networks," IEEE Trans. Parallel and Distributed Systems, vol. 1, no. 2, pp. 160-169, Apr. 1990.

Index Terms:
Interconnection networks, product networks, VLSI, collinear layout, separator, bifurcator.
Citation:
Antonio Fernández, Kemal Efe, "Efficient VLSI Layouts for Homogeneous Product Networks," IEEE Transactions on Computers, vol. 46, no. 10, pp. 1070-1082, Oct. 1997, doi:10.1109/12.628392
Usage of this product signifies your acceptance of the Terms of Use.