This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
AMULET1: An Asynchronous ARM Microprocessor
April 1997 (vol. 46 no. 4)
pp. 385-398

Abstract—An asynchronous implementation of the ARM microprocessor has been developed using an approach based on Sutherland's Micropipelines [1]. The design allows considerable internal asynchronous concurrency. This paper presents the rationale for the work, the organization of the chip, and the characteristics of the prototype silicon. The design displays unusual properties such as nondeterministic (but bounded) prefetch depth beyond a branch instruction, a data dependent throughput, and employs a novel register locking mechanism. This work demonstrates the feasibility of building complex asynchronous systems and gives an indication of the costs and benefits of the Micropipeline approach.

[1] I. Sutherland, "Micropipelines," Comm. ACM, Vol. 32 No. 6, ACM Press, New York, June 1989.
[2] D.W. Dobberpuhl et al., "A 200-MHz 64-b Dual-Issue CMOS Microprocessor," IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1,555-1,565, Nov. 1992.
[3] S.B. Furber, VLSI RISC Architecture and Organization, Marcel Dekker, New York, 1989; ISBN 0-8247-8151-1.
[4] A.J. Martin, S.M. Burns, T.K. Lee, D. Borkovic, and P.J. Hazewindus, "Design of an Asynchronous Microprocessor," Advanced Research in VLSI 1989: Proc. Decennial Caltech Conf. VLSI, C.L. Seitz, ed. MIT Press, 1989
[5] F. Asai, S. Komori, T. Tamura, H. Sato, H. Takata, Y. Seguchi, T. Tokuda, and H. Terada., "Self-Timed Clocking Design for a Data-Driven Microprocessor," IEICEJ Trans., vol. E-74, no. 11, pp. 3,757-3,765, Nov. 1991.
[6] G. Gopalakrishnan and P. Jain, "Some Recent Asynchronous System Design Methodologies," Technical Report UU-CS-TR-90-016, Dept. of Computer Science, Univ. of Utah, Oct. 1990.
[7] A.J. Martin, "Formal Program Transformations for VLSI Circuit Synthesis," UT Year of Programming Inst. Formal Developments of Programs and Proofs, E.W. Dijkstra, ed. Reading, Mass.: Addison-Wesley, 1989.
[8] K. van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming, Int'l series parallel computation. Cambridge Univ. Press, 1993.
[9] R.E. Miller, "Sequential Circuits," chapter 10, Switching Theory, vol. 2. New York: Wiley, 1965.
[10] C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, Mass., 1980.
[11] M.G.H. Katevenis, Reduced Instruction Set Computer Architectures for VLSI.Cambridge, Mass.: MIT Press, 1985.
[12] J.J. Hennessy, N. Jouppi, F. Baskett, and J. Gill, "MIPS: A VLSI Processor Architecture," Proc. CMU Conf. VLSI Systems and Computations, pp. 337-346.Rockville, Md.: Computer Science Press, 1981.
[13] A. van Someren and C. Atack, The ARM RISC Chip, A Programmer's Guide. Addison-Wesley, 1993.
[14] S.B. Furber, P. Day, J.D. Garside, N.C. Paver, and J.V. Woods, "A Micropipelined ARM," Proc. IFIP TC 10/WG 10.5 Int'l Conf. Very Large Scale Integration (VLSI '93), T. Yanagawa and P.A. Ivey, eds. NorthHolland, Sept. 1993.
[15] S.B. Furber, P. Day, J.D. Garside, N.C. Paver, and J.V. Woods, "AMULET1: A Micropipelined ARM," Proc. IEEE Computer Conf., Mar. 1994.
[16] N.C. Paver, "The Design and Implementation of an Asynchronous Microprocessor," PhD thesis, Univ. of Manchester, U.K., June 1994.
[17] N.C. Paver, P. Day, S.B. Furber, J.D. Garside, and J.V. Woods, "Register Locking in an Asynchronous Microprocessor," Proc. 1992 IEEE Int'l Conf. Computer Design, VLSI in Computers&Processors, Oct. 1992.
[18] N.C. Paver, "Condition Detection in Asynchronous Pipelines," UK Patent no 9114513, Oct. 1991.
[19] J.D. Garside, "A CMOS VLSI Implementation of an Asynchronous ALU," Proc. IFIP Workshop Asynchronous Design Methodologies,Manchester, U.K., 1993.
[20] C. Atack, D. Flynn, D. Jaggar, P. Magowan, and Stuart-Avery-Design, ARM PIE User Guide, doc. no. ARMDUI0001a, Advanced RISC Machines Limited, Apr. 1992.
[21] "ARM Software Development Toolkit," doc no. ARM DUI 0002b, Advanced RISC Machines Limited, Oct. 1993.
[22] S.B. Furber, P. Day, J.D. Garside, N.C. Paver, and J.V. Woods, "The Design and Evaluation of an Asynchronous Microprocessor," Proc. Int'l Conf. Computer Design (ICCD '94), pp. 217-220, IEEE CS Press, 1994.

Index Terms:
Processor architectures, single data stream architectures; control structures and microprogramming, control design styles; integrated circuits, types, and design styles
Citation:
J.v. Woods, P. Day, S.b. Furber, J.d. Garside, N.c. Paver, S. Temple, "AMULET1: An Asynchronous ARM Microprocessor," IEEE Transactions on Computers, vol. 46, no. 4, pp. 385-398, April 1997, doi:10.1109/12.588033
Usage of this product signifies your acceptance of the Terms of Use.