This Article 
 Bibliographic References 
 Add to: 
Design and Analysis of High Performance Multistage Interconnection Networks
January 1997 (vol. 46 no. 1)
pp. 110-117

Abstract—Small switching elements are the key components of multistage interconnection networks (MINs) used in multiprocessors and in high speed switching fabrics. Clock design for synchronous MINs is an important issue. The existing models assume that the clock period consists of two parts. The control messages are transferred between switching stages during the first part, and the actual data transfer takes place during the second part. We propose a new control design for single queue MINs that reduces the duration of the clock period by making use of output buffers and acknowledgments. The reduction in the clock period comes from the addition of two-unit output buffers, introducing a sophisticated hardware control mechanism, and sacrificing the FIFO feature. We develop an analytical model to compare its performance with the existing designs reported in the literature. We validate our model with extensive simulation studies.

[1] W.A. Wulf and C.G. Bell, "C.mmp—A Multi-Mini-Processor," Proc. AFIPS Fall Joint Computer Conf., pp. 765-777,Anaheim, Calif., Dec. 1972.
[2] L.N. Bhuyan, "Interconnection Networks for Parallel and Distributed Processing," Computer, special issue on Interconnection Networks, pp. 9-12, June 1987.
[3] L.N. Bhuyan and D.P. Agrawal, "Design and Performance of Generalized Interconnection Networks," IEEE Trans. Computers, vol. 32, no. 12, pp. 1,081-1,090, Dec. 1983.
[4] "Butterfly GP1000 Overview," BBN Advanced Computers, Inc., Nov. 1988.
[5] G.F. Pfister et al., "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture," Proc. 1985 Int'l Conf. Parallel Processing, pp. 764-771, 1985.
[6] D. Gajski, D. Kuck, and A. Sameh, "Cedar—A Large Scale Multiprocessor," Proc. 1985 Int'l Conf. Parallel Processing, pp. 764-771, 1985.
[7] D.M. Dias and J.R. Jump, "Analysis and Simulation of Buffered Delta Networks," IEEE Trans. Computers, vol. 30, no. 4, pp. 272-282, Apr. 1981.
[8] C.P. Kruskal and M. Snir, "The Performance of Multistage Interconnection Networks for Multiprocessors," IEEE Trans. Computers, vol. 32, no. 12, pp. 1,091-1,098, Dec. 1983.
[9] H. Jiang, L.N. Bhuyan, and J.K. Muppala, "MVAMIN: Mean Value Analysis Algorithms for Multistage Interconnection Networks," J. Parallel and Distributed Computing, vol. 12, no. 3, pp. 189-201, July 1991.
[10] Y. Tamir and G. Frazier, "High Performance Multiqueue Buffers for VLSI Communication Switches," Proc. 15th Ann. Symp. Computer Architecture, IEEE Computer Society Press, Los Alamitos, Calif., 1988.
[11] G. Frazier and Y. Tamir, "The Design and Implementation of a Multi-Queue Buffer for VLSI Communication Switches," Proc. IEEE Int'l Conf. Computer Design, pp. 466-471,Cambridge, Mass., Oct. 1989.
[12] Y. Tamir and J.C. Cho, "Design and Implementation of High-Speed Asynchronous Communication Ports for VLSI Multicomputer Nodes," Proc. Int'l Symp. Circuits and Systems, pp. 805-809,Espoo, Finland, June 1988.
[13] I. Iliadis and W.E. Denzel, "Performance of Packet Switches with Input and Output Queues," Proc. IEEE Int'l Conf. Comm., pp. 747-753,Atlanta, Apr. 1990.
[14] N. Endo, T. Kozaki, T. Ohuchi, H. Kuwahara, and S. Shinobu, "Shared Buffer Memory Switch for an ATM Exchange," IEEE Trans. Comm., vol. 41, no. 1, pp. 237-245, Jan. 1993.
[15] Y. Jenq, "Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network," IEEE J. Selected Areas Comm., vol. 1, no. 6, pp. 1,014-1,021, Dec. 1983.
[16] H. Yoon,K.Y. Lee,, and M.T. Liu,“Performance analysis of multibuffered packet-switching networks in multiprocessor systems,” IEEE Trans. Computers, vol. 39, no. 3, pp. 319-327, Mar. 1990.
[17] J. Ding and L.N. Bhuyan, "Performance Evaluation of Multistage Interconnection Networks with Finite Buffers," Proc. IEEE Int'l Conf. Parallel Processing, vol. 1, pp. 592-599,St. Charles, Ill., Aug. 1991.
[18] J. Ding and L. Bhuyan,“Finite buffer analysis of multistage interconnection networks,” IEEE Trans. Computers, vol. 43, no. 2, pp. 243-246, Feb. 1994.

Index Terms:
Multistage interconnection networks, performance analysis, throughput, delay, clock cycle.
Suresh K. Bhogavilli, Hosame Abu-Amara, "Design and Analysis of High Performance Multistage Interconnection Networks," IEEE Transactions on Computers, vol. 46, no. 1, pp. 110-117, Jan. 1997, doi:10.1109/12.559810
Usage of this product signifies your acceptance of the Terms of Use.