
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Hosahalli R. Srinivas, Keshab K. Parhi, Luis A. Montalvo, "Radix 2 Division with OverRedundant Quotient Selection," IEEE Transactions on Computers, vol. 46, no. 1, pp. 8592, January, 1997.  
BibTex  x  
@article{ 10.1109/12.559806, author = {Hosahalli R. Srinivas and Keshab K. Parhi and Luis A. Montalvo}, title = {Radix 2 Division with OverRedundant Quotient Selection}, journal ={IEEE Transactions on Computers}, volume = {46}, number = {1}, issn = {00189340}, year = {1997}, pages = {8592}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.559806}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Radix 2 Division with OverRedundant Quotient Selection IS  1 SN  00189340 SP85 EP92 EPD  8592 A1  Hosahalli R. Srinivas, A1  Keshab K. Parhi, A1  Luis A. Montalvo, PY  1997 KW  Division KW  radix 2 redundant arithmetic KW  signed digit arithmetic KW  overredundant representation KW  division without prescaling KW  twodigit quotient selection. VL  46 JA  IEEE Transactions on Computers ER   
Abstract—In this paper we present a new radix 2 division algorithm that uses a recurrence employing simple
[1] A. Avizienis, "Signed Digit Number Representation for Fast Parallel Arithmetic," IRE Trans. Electronic Computers, vol. 10, pp. 389400, Sept. 1961.
[2] J.E. Robertson, "A New Class of Digital Division Methods," IRE Trans. Electronic Computers, vol. 7, pp. 218222, Sept. 1958.
[3] T.D. Tocher, "Techniques of Multiplication and Division for Automatic Binary Computers," Quarterly J. Mech. App. Math., vol. 2, pt. 3, pp. 364384, 1958.
[4] S. Kuninobu, T. Nishiyama, H. Edamatsu, T. Tanaguchi, and N. Takagi, "Design of High Speed MOS Multiplier and Divider Using Redundant Binary Representation," Proc. Eight Symp. Computer Arithmetic, pp. 8086,Como, Italy, 1987.
[5] A. Vandemeulebroecke,E. Vanzieleghem,T. Denayer, and P.G.A. Jespers,"A New CarryFree Diversion Algorithm and Its Application to a SingleChip 1024b RSA Processor," IEEE J. Solid State Circuits, vol. 25, no. 3, pp. 748765, 1990.
[6] M.D. Ercegovac and T. Lang, Division and Square Root.Norwell, Mass.: Kluwer Academic, 1994.
[7] N. Burgess,“A fast division algorithm for VLSI,” Proc. ICCD, pp. 560563, 1991.
[8] S.E. McQuillan, J.V. McCanny, and R. Hamill, "New Algorithms and VLSI Architectures for SRT Division and Square Root," Proc. 11th Symp. Computer Arithmetic, pp. 8086,Windsor, Ontario, Canada, 29 June July2 1993.
[9] A. Svoboda, "An Algorithm for Division," Information Processing Machines, vol. 9, pp. 183190, Mar. 1963.
[10] C. Tung, "A Division Algorithm for SignedDigit Arithmetic," IEEE Trans. Computers, vol. 17, pp. 887889, Sept. 1968.
[11] P. Montuschi and L. Ciminiera, "OverRedundant Digit Sets and the Design of DigitbyDigit Division Units," IEEE Trans. Computers, vol. 43, no. 3, pp. 269279, Mar. 1994.
[12] H.R. Srinivas, "High Speed Computer Arithmetic Architectures," PhD thesis, Univ. of Minnesota, Dept. of Electrical Eng., Sept. 1994.
[13] D.E. Atkins, "HigherRadix Divsion Using Estimates of the Divisor and Partial Remainders," IEEE Tans. Computers, vol. 17, pp. 925934, Oct. 1968.
[14] M.D. Ercegovac and T. Lang,“Simple radix4 division with operands scaling,” IEEE Trans. Computers, vol. 39, no. 9, pp. 1,2041,207, Sept. 1990.
[15] P. Montuschi and L. Ciminiera, "Design of a Radix4 Division Unit with Simple Selection Table," IEEE Trans. Computers, vol. 41, no. 12, pp. 1,6061,611, Dec. 1992.
[16] H.R. Srinivas and K.K. Parhi, "A Fast Radix4 Division Algorithm and Its Architecture," IEEE Trans. Computers, vol. 44, no. 6, pp. 826831, June 1995.
[17] J. Fandrianto, "Algorithm for HighSpeed Shared Radix4 Division Algorithm," Proc. Eighth IEEE Symp. Computer Arithmetic, pp. 7379,Como, Italy, May 1987.
[18] M.D. Ercegovac and T. Lang,"OntheFly Conversion of Redundant into Conventional Representations," IEEE Trans. Computers, vol. 36, pp. 895897, 1987.
[19] M.J. Irwin and R.M. Owens, "Design Issues in Digit Serial Signal Processors," Proc. IEEE Int'l Symp. Circuits and Systems, pp. 441444,Portland, Ore., 1989.
[20] I. Koren, Computer Arithmetic Algorithms.Englewood Cliffs, N.J.: Prentice Hall, 1993.
[21] H.R. Srinivas and K.K. Parhi, "HighSpeed VLSI Arithmetic Processors Using Hybrid Number Systems," J. VLSI Signal Processing, vol. 4, pp. 177198, Apr. 1992.
[22] R.P. Brent and H.T. Kung, "A Regular Layout for Parallel Adders," IEEE Trans. Computers, vol. 31, no. 3, pp. 260264, Mar. 1982.