|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Ernst G. Bernard, "Efficient Fault Location for Globally Controlled and Comparison-Based Multistage Interconnection Networks," IEEE Transactions on Computers, vol. 45, no. 12, pp. 1420-1425, December, 1996. | |||
| BibTex | x | ||
| @article{ 10.1109/12.545971, author = {Ernst G. Bernard}, title = {Efficient Fault Location for Globally Controlled and Comparison-Based Multistage Interconnection Networks}, journal ={IEEE Transactions on Computers}, volume = {45}, number = {12}, issn = {0018-9340}, year = {1996}, pages = {1420-1425}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.545971}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Efficient Fault Location for Globally Controlled and Comparison-Based Multistage Interconnection Networks IS - 12 SN - 0018-9340 SP1420 EP1425 EPD - 1420-1425 A1 - Ernst G. Bernard, PY - 1996 KW - Bitonic merging networks KW - built-in self test KW - fault location KW - global and distributed control KW - multistage interconnection networks. VL - 45 JA - IEEE Transactions on Computers ER - | |||
Abstract—Procedures for fault location in globally controlled and comparison-based multistage interconnection networks (MINs) are presented. The number of tests is constant or depends logarithmically on the network size. The tests are independent of the actual fault location and type which yields reduced time consumption and simple implementation. Furthermore, these procedures are well suited to be implemented for a built-in self test.
[1] D.P. Agrawal, "Testing and Fault-Tolerance of Multistage Interconnection Networks," Computer, vol. 15, no. 4, pp. 41-53, May 1982.
[2] C.-L. Wu and T.-Y. Feng, "On a Class of Multistage Interconnection Networks," IEEE Trans. Computers, vol. 29, pp. 694-702, 1980.
[3] K. Hwang and F.A. Briggs,Computer Architecture and Parallel Processing.New York: McGraw Hill, 1984.
[4] F.A. Tobagi, "Fast Packet Switch Architectures for Broadband Integrated Services Digital Networks," Proc. IEEE, vol. 78, pp. 133-167, Jan. 1990.
[5] T.-Y. Feng and C.-L. Wu, "Fault-Diagnosis for a Class of Multistage Interconnection Networks," IEEE Trans. Computers, vol. 30, no. 10, pp. 743-758, Oct. 1981.
[6] N.J. Davis IV, W.T.-Y. Hsu, and H.J. Siegel, "Fault Location Techniques for Distributed Control Interconnection Networks," IEEE Trans. Computers, vol. 34, no. 10, pp. 902-910, Oct. 1985.
[7] W.K. Huang and F. Lombardi,“On the constant diagnosability of Baseline interconnection network,” IEEE Trans. Computers, vol. 39, no. 12, pp. 1,485-1,488, Dec. 1990.
[8] J. Hui, "Switching Integrated Broadband Services by Sort-Banyan Networks," Proc. IEEE, vol. 79, no. 2, pp. 145-154, 1991.
[9] H.J. Siegel and S.D. Smith, "Study of Multistage SIMD Interconnection Networks," Proc. Fifth Symp. Computer Architecture, pp. 223-229, Apr. 1978.
[10] H.S. Stone, "Parallel Processing with the Perfect Shuffle," IEEE Trans. Computers, vol. 20, no. 2, pp. 153-161, Feb. 1971.
[11] M.J. Narasimha, "The Batcher-Banyan Self-Routing Network: Universality and Simplification," IEEE Trans. Comm., vol. 36, no. 10, pp. 1,175-1,178, Oct. 1988.
[12] A. Huang and S. Knauer, "Starlite: A Wideband Digital Switch," Proc. GLOBECOM'84, pp. 121-125, Dec. 1984.
[13] K.E. Batcher, "Sorting Networks and Their Applications," Proc. AFIPS 1968 SJCC, vol. 32, pp. 307-314, 1968.
[14] E.G. Bernard, M. Sauer, and J.A. Nossek, "Fault Location in Multistage Interconnection Networks with Global and Distributed Control," Eighth Int'l Parallel Processing Symp., pp. 830-834, Apr. 1994.
[15] E.G. Bernard, M. Sauer, and J.A. Nossek, "Fault Detection in Bitonic Merging Networks," Proc. ECCTD'93, pp. 665-670, Aug. 1993.