This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Theory of Transparent BIST for RAMs
October 1996 (vol. 45 no. 10)
pp. 1141-1156

Abstract—In this paper I present the theoretical aspects of a technique called transparent BIST for RAMs. This technique applies to any RAM test algorithm and transforms it into a transparent one. The interest of the transparent test algorithms is that testing preserves the contents of the RAM. The transparent test algorithm is then used to implement a transparent BIST. This kind of BIST is very suitable for periodic testing of RAMs. The theoretical analysis presented here shows that this transparent BIST technique does not decrease the fault coverage for modeled faults, it behaves better for unmodeled ones and does not increase the aliasing with respect to the initial test algorithm. Furthermore, transparent BIST involves only slightly higher area overhead with respect to standard BIST. Thus, transparent BIST becomes more attractive than standard BIST since it can be used for both fabrication testing and periodic testing.

[1] M. Nicolaidis, "Transparent BIST for RAMs," Proc. Int'l Test Conf.,Baltimore, Md., Sept. 1992.
[2] O. Kebichi and M. Nicolaidis, "A Tool for Automatic Generation of BISTed and Transparent BISTed RAMS," Proc. IEEE Int'l Conf. Computer Design,Cambridge, Mass., Oct.12-15, 1992.
[3] S.M. Thatte and J.A. Abraham, "Testing of Semiconductor Random Access Memories," IEEE Trans. Computers, vol. 26, no. 6, June 1978.
[4] D.S. Suk and S.M. Reddy, "Test Procedures for a Class of Pattern Sensitive Faults in Semiconductor Random Access Memories," IEEE Trans. Computers, vol. 34, no. 2, pp. 110-116, Feb. 1980.
[5] M. Marinescu, "Simple and Efficient Algorithms for Functional RAM Testing," Proc. IEEE Int'l Test Conf., Nov. 1982.
[6] J.P. Hayes, "Testing Memories for Single-Cell Pattern Sensitive Fault," IEEE Trans. Computers, vol. 29, no. 3, Mar. 1980.
[7] D.S. Suk and S.M. Reddy, "A March Test for Functional Faults in Semiconductor Random Access Memories," IEEE Trans. Computers, vol. 30, no. 12, Dec. 1981.
[8] A.J. Van de Goor and C.A. Verruijt, "An Overview of Deterministic Functional RAM Chip Testing," ACM Computing Surveys, vol. 22, no. 1, Mar. 1990.
[9] K.K. Saluja and K. Kinoshita, "Test Pattern Generation for API Faults in RAM," IEEE Trans. Computers, vol. 34, no. 3, Mar. 1985.
[10] R. Nair, S.M. Thatte, and J.A. Abraham, "Efficient Algorithms for Testing Semiconductor Random-Access Memories," IEEE Trans. Computers, vol. 27, no. 6, pp. 572-576, June 1978.
[11] S.M. Thatte and J.A. Abraham, "Testing of Semiconductor Random Access Memories," Proc. Seventh Int'l Symp. Fault Tolerant Computing, June 1977.
[12] V. Castro Alves, M. Nicolaidis, O. Lestrat, and B. Courtois, "Built-In Self-Test for Multi-Port RAMs," Proc. ICCAD,Santa Clara, Calif., Nov. 1991.
[13] C.A. Papachristou and N.B. Sahgal, "An Improved Method for Detecting Functional Faults in Semiconductor Random Access Memories," IEEE Trans. Computers, vol. 27, no. 6, pp. 572-576, June 1985.
[14] M. Nicolaidis, V. Castro Alves, and H. Bederr, "Testing Complex Couplings in Multiport RAMs," IEEE Trans. VLSI Systems, vol. 3, no. 1, pp. 59-71, Mar. 1995.
[15] J.E. Smith, "Measures of Effectiveness of Fault Signature Analysis," IEEE Trans. Computers, vol. 22, pp. 510-514, June 1980.
[16] T.W. Williams, W. Daehn, M. Gruetzner, and C.W. Starke, "Alias-ing Errors with Primitive and Non-Primitive Polynomials," Proc. Int'l Test Conf.,Washington, D.C., Sept. 1987.
[17] M. Damiani et al., "Aliasing in Signature Analysis Testing with Multiple Input Shift Registers," IEEE Trans. Computer-Assisted Design, vol. 9, no. 12, pp. 1,344-1,353, Dec. 1990.
[18] M.S. Lubaszewski, V. Castro Alves, M. Nicolaidis, and B. Courtois, "Checking Signatures on Boundary Scan Boards," Proc. European Test Conf.,Rotterdam, Apr. 1993.
[19] M. Nicolaidis, "An Efficient Built-In Self-Test for Functional Test of Embedded RAMs," Proc. 15th Int'l Symp. Fault Tolerant Computing,Ann Arbor, Mich., June 1985.
[20] B. Koeneman oral presentation, DFT Workshop, Vail, Colo., Apr. 1986.

Index Terms:
BIST, coupling faults, pattern sensitive faults, RAM test algorithms, signature analysis, transparent BIST.
Citation:
Michael Nicolaidis, "Theory of Transparent BIST for RAMs," IEEE Transactions on Computers, vol. 45, no. 10, pp. 1141-1156, Oct. 1996, doi:10.1109/12.543708
Usage of this product signifies your acceptance of the Terms of Use.