This Article 
 Bibliographic References 
 Add to: 
Architecture Technique Trade-Offs Using Mean Memory Delay Time
October 1996 (vol. 45 no. 10)
pp. 1089-1100

Abstract—Many architecture features are available for improving the performance of a cache-based system. These hardware techniques include cache memories, processor stalling characteristics, memory cycle time, the external data bus width of a processor, and pipelined memory system, etc. Each of these techniques affects the cost, design, and performance of a system. We present a powerful approach to assess the performance trade-offs of these architecture techniques based on the equivalence of mean memory delay time. For the same performance point, we demonstrate how each of these features can be traded off and report the ranking of the achievable performance of using them.

[1] J.R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic," Proc. 10th Ann. Symp. Computer Architecture, pp. 124-132, 1983.
[2] A.J. Smith, “Line (Block) Size Choice for CPU Cache Memories,” IEEE Trans. Computers, vol. 36, no. 9, pp. 1063-1075, Sept. 1987.
[3] A.J. Smith, "Cache Memories," ACM Computing Surveys, Vol. 14, 1982, pp. 473-540.
[4] S. Przybylski, M. Howrowitz, and J. Hennessy, "Performance Tradeoffs in Cache Design," Proc. 15th Int'l Symp. Computer Architecture, pp. 290-298, June 1988.
[5] S. Przybylski, “The Performance Impact of Block Sizes and Fetch Strategies,” Proc. 17th Ann. Int'l Symp. Computer Architecture, pp. 160-169, May 1990.
[6] D.B. Alpert and M.J. Flynn, "Performance Trade-Offs for Microprocessor Cache Memories," IEEE Micro, pp. 45-54, Aug. 1988.
[7] N.P. Jouppi, “Improving Direct-Mapped Cache Performance by the Addition of a Small Fully Associative Cache and Prefetch Buffers,” Proc. 17th Int'l Symp. Computer Architecture, pp. 364-373, May 1990.
[8] W.Y. Chen, S.A. Mahlke, and W.W. Hwu, "Tolerating First Level Memory Access Latency in High-Performance Systems," Proc. Int'l Conf. Parallel Processing, pp. I36-I43, Aug. 1992.
[9] T.-F. Chen and J.-L. Baer, "Reducing Memory Latency via Nonblocking and Prefetching Caches," Technical Report 92-06-03, Dept. of Computer Science and Eng., Univ. of Washington, June 1992.
[10] A.J. Smith, "Second Bibliography on Cache Memories," Computer Architecture News, vol. 19, no. 4, pp. 154-182, June 1991.
[11] A.J. Smith, "Cache Evaluation and the Impact of Workload Choice," Proc. 12th Int'l Symp. Computer Architecture, pp. 64-75, June 1985.
[12] KSR1 Technical Summary, Kendall Square Research, 1992.
[13] J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Mateo, Calif., 1990.
[14] R.T. Short and H.M. Levy, "A Simulation Study of Two-Level Caches," Proc. 15th Int'l Symp. Computer Architecture, pp. 81-88, June 1988.

Index Terms:
Bus width, cache hit ratio, memory cycle time, performance trade-off, pipelined memory, read-bypassing write buffer.
Chung-Ho Chen, Arun K. Somani, "Architecture Technique Trade-Offs Using Mean Memory Delay Time," IEEE Transactions on Computers, vol. 45, no. 10, pp. 1089-1100, Oct. 1996, doi:10.1109/12.543704
Usage of this product signifies your acceptance of the Terms of Use.