This Article 
 Bibliographic References 
 Add to: 
A Multiple-Sequence Generator Based on Inverted Nonlinear Autonomous Machines
September 1996 (vol. 45 no. 9)
pp. 1079-1083

Abstract—A new multiple-sequence generator scheme to generate a set of deterministic ordered sequence of patterns followed by random patterns is presented in this paper. This scheme is based on an inverted nonlinear autonomous machine which utilizes a two-dimension-like LFSR with nonlinear inverters. A systematic procedure is also presented to obtain the autonomous machine which is more regular in the structure and utilizes less hardware. The generated deterministic sequence of patterns, which may have ordered and repeated patterns, and the random patterns are applicable to sequential circuit testing.

[1] S.W. Golomb, Shift Register Sequences. Aegean Park Press, 1982.
[2] W.W. Peterson and E.J. Weldon, Error-Correcting Codes, 2nd ed. The Colonial Press, 1972.
[3] E.J. McCluskey, Logic Design Principles with Emphasis on Testable Semicustom Circuits, Prentice Hall, Englewood Cliffs, N.J., 1986.
[4] M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, chapter 11, pp. 457-477. Computer Science Press, 1990.
[5] S. Akers and W. Jansz, Test Set Embedding in a BIST Environment Proc. Int'l Test Conf., pp. 257-263, 1989.
[6] S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois, "Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs," Proc. Int'l Test Conf., pp. 120-129, 1992.
[7] C. Dufaza and G. Cambon, "LFSR-based Deterministic and Pseudo-Random Test Pattern Generator Structures," Proc. European Test Conf., pp. 27-34, 1991.
[8] S. Boubezari and B. Kaminska, Cellular Automata Synthesis Based on Pre-Computed Test Vectors for BIST Proc. Int'l Conf. Computer-Aided Design (ICCAD), 1993.
[9] S. Venkataraman et al., A Efficient BIST Scheme Based on Reseeding of Multiple Polynomial LFSRs Proc. Int'l Conf. Computer-Aided Design (ICCAD), 1993.
[10] F. Brglez and H. Fujiwara, "A Neutral Netlist of 10 Combinational Benchmark Designs and a Special Translator in Fortran," Proc. Int'l Symp. Circuits and Systems, 1985.
[11] F. Brglez, D. Bryan, and K. Kozminski, "Combinatorial Profiles of Sequential Benchmark Circuits," Proc. IEEE Int'l. Symp. Circuits and Systems, IEEE Computer Soc. Press, Los Alamitos, Calif., 1989, pp. 1929-1934.
[12] S.J. Chuang, C.L. Lee, W.Z. Shen, C.W. Jen, and J.E. Chen, "SLOPE: A Test Pattern Generator Based on Stop Line Oriented Path End Algorithm," Proc. Int'l Symp. Circuits and Systems,Helsinki, 1988.
[13] W.-T. Cheng, “The BACK Algorithm for Sequential Test Generation,” Proc. Int’l Conf. Computer Design, IEEE CS Press, 1988, pp. 66-69.

Index Terms:
Multiple-sequence generator, deterministic ordered sequence generation, random pattern generation, autonomous machine, linear feedback shift register, sequential circuit testing.
Chung-Len Lee, Meng-Lieh Sheu, "A Multiple-Sequence Generator Based on Inverted Nonlinear Autonomous Machines," IEEE Transactions on Computers, vol. 45, no. 9, pp. 1079-1083, Sept. 1996, doi:10.1109/12.537133
Usage of this product signifies your acceptance of the Terms of Use.