This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns
August 1996 (vol. 45 no. 8)
pp. 939-949

Abstract—Existing built-in self-test (BIST) strategies require the use of specialized test pattern generation hardware which introduces significant area overhead and performance degradation. In this paper, we propose an entirely new approach to generate test patterns. The method is based on adders widely available in data-path architectures used in digital signal processing circuits and general purpose processors. The resultant test patterns, generated by continuously accumulating a constant value, provide a complete state coverage on subspaces of contiguous bits. This new test generation scheme, along with the recently introduced accumulator-based compaction scheme [19] facilitates a BIST strategy for high performance datapath architectures that uses the functionality of existing hardware, is entirely integrated with the circuit under test, and results in at-speed testing with no performance degradation and no area overhead.

[1] S.B. Akers, "On the Use of Linear Sums in Exhaustive Testing," Proc. FTCS '85, pp. 148-153, 1985.
[2] P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI, John Wiley&Sons, New York, 1987.
[3] Z. Barzilai, D. Coppersmith, and A.L. Rosenberg, "Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing," IEEE Trans. Computers, vol. 32, no. 2, pp. 190-194, Feb. 1983.
[4] Z. Barzilai, J. Savir, G. Markowsky, and M.G. Smith, "The Weighted Syndrome Sums Approach to VLSI Testing," IEEE Trans. Computers, vol. 30, no. 12, pp. 996-1,000, Dec. 1981.
[5] A.K. Chandra, L.T. Kou, G. Markowsky, and S. Zaks, "On Sets of Boolean n-Vectors with all k-Projections Surjective," Acta Informatica, vol. 20, pp. 103-111, 1983.
[6] C.L. Chen, "Exhaustive Test Pattern Generation Using Cyclic Codes," IEEE Trans. Computers, vol. 37, no. 2, pp. 225-228, Feb. 1988.
[7] C.-I.H. Chen and J.T. Yuen, “Automated Synthesis of Pseudo-Exhaustive Test Generator in VLSI BIST Design,” IEEE Trans. VLSI Systems, vol. 2, no. 3, pp. 273-291, Sept. 1994.
[8] T. Damarla and A. Sathaye, "Applications of One-Dimensional Cellular Automata and Linear Feedback Shift Registers for Pseudo-Exhaustive Testing," IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, vol. 12, no. 10, pp. 1,580-1,591, Oct. 1993.
[9] A. Das and P.P. Chaudhuri, “Pseudo-Exhaustive Test Pattern Generation Using Cellular Automata,” IEEE Trans. Computers, Vol. 42, No. 3, Mar. 1993, pp. 340-352.
[10] S. Gupta, J. Rajski, and J. Tyszer, "Test Pattern Generation Based on Arithmetic Operations," technical report, McGill Univ., 1994.
[11] R.J. Higgins, Digital Signal Processing in VLSI. Prentice Hall, 1990.
[12] P.D. Hortensius et al., "Cellular Automata Based Pseudo-Random Number Generators for Built-In Self-Test," IEEE Trans. Computer-Aided Design, vol. 8, pp. 842-859, Aug. 1989.
[13] D. Kagaris, F. Makedon, and S. Tragoudas, A Method for Pseudo-Exhaustive Test Pattern Generation IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 9, pp. 1170-1178, 1994.
[14] D. Kagaris and S. Tragoudas, “Cost-Effective LFSR Synthesis for Optimal Pseudo-Exhaustive BIST Test Sets,” IEEE Trans. VLSI Systems, vol. 1, no. 4, pp. 526-536, Dec. 1993.
[15] D. Knuth, The Art of Computer Programming, Vol. 2, Addison-Wesley, Reading, Mass., 1998.
[16] B. Koenemann, J. Mucha, and G. Zwiehoff, "Built-In Test for Complex Digital Integrated Circuits," IEEE J. Solid State Circuits, vol. 15, pp. 315-318, June 1980
[17] E.J. McCluskey, "Verification Testing—A Pseudoexhaustive Test Technique," IEEE Trans. Computers, vol. 33, no. 6, pp. 541-546, June 1984.
[18] E.J. McCluskey and S. Bozorgui-Nesbat, "Design for Autonomous Test," IEEE Trans. Circuits and Systems, vol. 28, pp. 1,070-1,079, Nov. 1981.
[19] J. Rajski and J. Tyszer, "Accumulator-Based Compaction of Test Responses," IEEE Trans. Computers, vol. 42, no. 6, pp. 643-650, June 1993.
[20] J. Rajski and J. Tyszer, "Recursive Pseudo-Exhaustive Test Pattern Generation," IEEE Trans. Computers, vol. 42, no. 12, pp. 1,517-1,521, Dec. 1993.
[21] G. Seroussi and N.H. Bshouty, "Vector Sets for Exhaustive Testing of Logic Circuits," IEEE Trans. Information Theory, vol. 34, no. 3, pp. 513-522, May 1988.
[22] D.T. Tang and C-L. Cheng, "Logic Test Pattern Generation Using Linear Codes," IEEE Trans. Computers, vol. 33, no. 9, pp. 845-850, Sept. 1984.
[23] D.T. Tang and L.S. Woo, "Exhaustive Test Pattern Generation with Constant Weight Vectors," IEEE Trans. Computers, vol. 32, no. 12, pp. 1,145-1,150, Dec. 1983.
[24] J.G. Udell Jr., "Test Set Generation for Pseudo-Exhaustive BIST," Proc. ICCAD, pp. 52-55, 1986.
[25] L.T. Wang and E.J. McCluskey, “Circuits for Pseudoexhaustive Test Pattern Generation,” IEEE Trans. Computer-Aided Design, vol. 7, no. 10, pp. 1,068-1,080, Oct. 1988.
[26] L.-T. Wang and E.J. McCluskey, "Linear Feedback Shift Register Design Using Linear Codes," IEEE Trans. Computers, vol. 37, no. 10, pp. 1,068-1,080, Oct. 1988.
[27] L.T. Wang and E.J. McCluskey, “Condensed Linear Feedback Shift Register (LFSR) Testing—A Pseudoexhaustive Test Technique,” IEEE Trans. Computers, vol. 35, no. 4, pp. 367-370, Apr. 1986.
[28] H.-J. Wunderlich and S. Hellebrand, "The Pseudo-Exhaustive Test of Sequential Circuits," IEEE Trans. Computer-Aided Design, vol. 11, no. 1, pp. 26-33, 1992.

Index Terms:
Accumulators, arithmetic generators, built-in self-test, data-path architectures, pseudo-exhaustive generators, state coverage.
Citation:
Sanjay Gupta, Janusz Rajski, Jerzy Tyszer, "Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns," IEEE Transactions on Computers, vol. 45, no. 8, pp. 939-949, Aug. 1996, doi:10.1109/12.536236
Usage of this product signifies your acceptance of the Terms of Use.