This Article 
 Bibliographic References 
 Add to: 
Reducing the MISR Size
August 1996 (vol. 45 no. 8)
pp. 930-938

Abstract—Multiple-input signature registers (MISRs) are commonly used in built-in self-test (BIST) applications. The size of the MISR is dictated by the number of signals it has to compress. Normally a MISR includes a stage for every signal that it is sampling. In some applications this leads to very wide MISRs that may include several hundred stages.

Large size MISRs pose problems in terms of hardware and wiring overhead. Shorter compressors are, therefore, needed.

This paper investigates the problem of reducing the MISR so that it samples multiple signals at every stage. Issues like detection probability loss, test length penalty, fault coverage degradation, are some of the disadvantages that may arise from the MISR shrinkage. This paper analyzes all these issues; shows ways to reduce their negative effect, and compares the results to previously published proposals.

[1] S.B. Akers, "On a Theory of Boolean Functions," J. Soc. Industrial Math, vol. 7, no. 4, pp. 487-497, 1959.
[2] P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI, John Wiley&Sons, New York, 1987.
[3] P.H. Bardell and M.J. Lapointe, "Production Experience with Built-In Self-Test in the IBM ES/9000 System," Proc. Int'l Test Conf., pp. 28-36, Oct. 1991.
[4] M.G. Karpovsky and P. Nagvajara, "Optimal Robust Compression of Test Responses," IEEE Trans. Computers, pp. 138-141, Jan. 1990.
[5] D.K. Pradhan, S. Gupta, and M. Karpovsky, "Aliasing Probabilities for Multiple Input Signature Analyzer," IEEE Trans. Computers, vol. 39, no. 4, pp. 586-591, Apr. 1990.
[6] S.M. Reddy, K.K. Saluja, and M.G. Karpovsky, "A Data Compression Technique for Built-In Self-Test," Proc. Fault Tolerant Computing Symp., FTCS '85, pp. 294-299, June 1985.
[7] S.M. Reddy, K.K. Saluja, and M.G. Karpovsky, "A Data Compression Technique for Built-In Self-Test," IEEE Trans. Computers, vol. 37, no. 9, pp. 1,151-1,156, Sept. 1988.
[8] K.K. Saluja and M. Karpovsky, "Testing Computer Hardware Through Data Compression in Space and Time," Proc. Int'l Test Conf., pp. 83-88, Oct. 1983.
[9] J. Savir, "Improved Cutting Algorithm," IBM J. Research&Development, vol. 34, nos. 2/3, pp. 381-388, Mar./May 1990.
[10] T.H. Spencer and J. Savir, "Layout Influences Testability," IEEE Trans. Computers, vol. 34, no. 3, pp. 287-290, Mar. 1985.
[11] B. Tsuji, A. Ivanov, and Y. Zorian, "Selecting Programmable Space Compactors for BIST Using Genetic Algorithms," Proc. Third Asian Test Symp., pp. 233-241, Nov. 1994.
[12] Y. Zorian and A. Ivanov, "Programmable Space Compaction for BIST," Proc. 1993 Int'l Symp. Fault-Tolerant Computing, pp. 340-349, 1993.

Index Terms:
Testability, detection probability, multiple-input signature register, pseudorandom test, escape probability.
Jacob Savir, "Reducing the MISR Size," IEEE Transactions on Computers, vol. 45, no. 8, pp. 930-938, Aug. 1996, doi:10.1109/12.536235
Usage of this product signifies your acceptance of the Terms of Use.