Issue No.08 - August (1996 vol.45)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.536234
<p><b>Abstract</b>—This paper presents a new structural approach for test generation and diagnosis of interconnects (such as wiring networks). The proposed technique is based on computational geometry by considering the physical adjacencies of the nets in the layout. This information is used by a sweeping line technique for generating the test vectors. A realistic fault model in which nets can be bridged only if they are physically adjacent, is proposed. The proposed approach generates a set of <it>initial local</it> vectors for testing all the nets at the inputs. A different set of local vectors is then, generated by sweeping the layout at every point where two nets may intersect. The set of local vectors is generally sparse. So, a compaction algorithm is proposed for generating the final set. The proposed approach has an execution time of <it>O</it>((<it>p</it> + <it>k</it>) log <it>p</it>) for generating the local tests, where <it>p</it> is the maximum number of segments in the nets and <it>k</it> is the number of possible intersection points. It is proved that the problem of generating the minimum number of test vectors by compaction is NP-complete, but simulation results show that the proposed heuristic criteria are very efficient for a practical application. The extension of the proposed approach to other fault models and to other routing schemes (as applicable to PCB and VLSI) is presented.</p>
Interconnect testing, routing, sweeping line, layout.
Jose Salinas, Yinan Shen, Fabrizio Lombardi, "A Sweeping Line Approach to Interconnect Testing", IEEE Transactions on Computers, vol.45, no. 8, pp. 917-929, August 1996, doi:10.1109/12.536234