This Article 
 Bibliographic References 
 Add to: 
A Sweeping Line Approach to Interconnect Testing
August 1996 (vol. 45 no. 8)
pp. 917-929

Abstract—This paper presents a new structural approach for test generation and diagnosis of interconnects (such as wiring networks). The proposed technique is based on computational geometry by considering the physical adjacencies of the nets in the layout. This information is used by a sweeping line technique for generating the test vectors. A realistic fault model in which nets can be bridged only if they are physically adjacent, is proposed. The proposed approach generates a set of initial local vectors for testing all the nets at the inputs. A different set of local vectors is then, generated by sweeping the layout at every point where two nets may intersect. The set of local vectors is generally sparse. So, a compaction algorithm is proposed for generating the final set. The proposed approach has an execution time of O((p + k) log p) for generating the local tests, where p is the maximum number of segments in the nets and k is the number of possible intersection points. It is proved that the problem of generating the minimum number of test vectors by compaction is NP-complete, but simulation results show that the proposed heuristic criteria are very efficient for a practical application. The extension of the proposed approach to other fault models and to other routing schemes (as applicable to PCB and VLSI) is presented.

[1] W.-T. Cheng, J.L. Lewandowski, and E. Wu, "Diagnosis for Wiring Interconnects," Proc. Int'l Test Conf., pp. 565-571, 1990.
[2] M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness.New York: W.H. Freeman, 1979.
[3] P. Goel and M.T. McMahon, "Electronic Chip-in-Place Test," Proc. Int'l Test Conf., pp. 83-90, 1982.
[4] A. Hassan, J. Rajski, and V.K. Agrawal, "Testing and Diagnosis of Interconnects Using Boundary-Scan," Proc. Int'l Test Conf., pp. 126-137, 1985.
[5] N. Jarwala and C.W. Yau, "A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Interconnects," Proc. Int'l Test Conf., pp. 63-70, 1989.
[6] W.H. Kautz, "Testing for Fault in Wiring Networks," IEEE Trans. Computers, vol. 23, no. 4, pp. 358, Apr. 1974.
[7] J. Leenstra, M. Koch, and T. Schwederski, "On Scan Path Design for Stuck-Open and Delay Fault Detection," Proc. Int'l Test Conf., pp. 201-210, 1993.
[8] D. McBean and W.R. Moore, "Testing Interconnects: A Pin Adjacency Approach," Proc. European Test Conf., pp. 484-490, 1993.
[9] F.P. Preparata and M.I. Shamos, Computational Geometry. Springer-Verlag, 1985.
[10] M. Melton and F. Breglez, "Automatic Pattern Generation for Diagnosis of Wiring Interconnect Faults," Proc. Int'l Test Conf, pp. 389-398, 1992.
[11] P.T. Wagner, "Interconnect Testing with Boundary Scan," Proc. Int'l Test Conf., pp. 52-57, 1987.
[12] C.W. Yau and N. Jarwala, "A Unified Theory for Designing Optimal Test Generation and Diagnosis Algorithms for Board Interconnects," Proc. Int'l Test Conf., pp. 71-77, 1989.
[13] J. Salinas, Y.N. Shen, and F. Lombardi, "Testing Bus Structures," internal report, Texas A&M Univ., 1994.

Index Terms:
Interconnect testing, routing, sweeping line, layout.
Jose Salinas, Yinan Shen, Fabrizio Lombardi, "A Sweeping Line Approach to Interconnect Testing," IEEE Transactions on Computers, vol. 45, no. 8, pp. 917-929, Aug. 1996, doi:10.1109/12.536234
Usage of this product signifies your acceptance of the Terms of Use.