This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On Evaluating and Optimizing Weights for Weighted Random Pattern Testing
August 1996 (vol. 45 no. 8)
pp. 904-916

Abstract—Two problems in weighted random pattern testing are considered: 1) evaluating a set of input weights in terms of the amount of time required to generate a set of test patterns and 2) determining the optimal weights for a given test set. An exact expression for expected test length is derived as a function of input weights. Upper and lower bounds for expected test length are presented. Percentage error of approximation is expressed in terms of the bounds. Based on these results, algorithms are given for approximating expected test length. These algorithms allow the user to tradeoff accuracy and computational complexity. Experiments with some test sets are presented to illustrate the accuracy of the approximation technique. Expected test length is shown to be a convex function of input weights. A simple hill-climbing algorithm is defined to find optimal weights for a given set of test patterns. When hardware constraints, limiting the number of weights to be realized for each input bit, are also specified, a simple modification of the algorithm suffices in yielding optimal weights in the constrained space. Experiments with several circuits yield of the order of 96% to 99% reduction in expected test length over that achieved by current techniques.

[1] M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Computer Science Press, 1990.
[2] P. Agrawal and V.D. Agrawal, "On Monte Carlo Testing of Logic Networks," IEEE Trans. Computers, vol. 15, pp. 664-667, June 1976.
[3] P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI, John Wiley&Sons, New York, 1987.
[4] F. Brglez, C. Gloster, and G. Kedem, "Built-In Self-Test with Weighted Random Pattern Hardware," Proc. ICCD, pp. 161-166, 1990.
[5] R. L. Graham, D. E. Knuth, and O. Patashnik,Concrete Mathematics. Reading, MA: Addison-Wesley, 1989.
[6] S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois, "Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers," Proc. IEEE Int'l Test Conf., pp. 120-129, 1992.
[7] A. Majumdar, "Stochastic Models for Testability Analysis of Digital Circuits," PhD thesis, Univ. of Southern Calif., 1992.
[8] A. Majumdar and S.B.K. Vrudhula, "Analysis of Signal Probability in Logic Circuits Using Stochastic Models," IEEE Trans. VLSI Systems, vol. 1, pp. 365-379, Sept. 1993.
[9] A. Majumdar and S.B.K. Vrudhula, "Estimation of Test Length in Random Testing of Combinational Circuits," to appear in J. Electronic Testing: Theory and Applications.
[10] F. Muradali, V.K. Agarwal, and B. Nadeau-Dostie, A New Procedure for Weighted Random Built-In-Self-Test Proc. Int'l Test Conf., pp. 660-668, 1990,
[11] C. Njinda, A. Majumdar, and M.A. Breuer, "Built-In Weighted Random Pattern Testing," private comm..
[12] S. Pateras and J. Rajski, "Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-Level Circuits," Proc. 28th ACM/IEEE Design Automation Conf., pp. 347-352, 1991.
[13] S. Pateras and J. Rajski, Cube-Contained Random Patterns and Their Application to the Complete Testing of Synthesized Multi-Level Circuits Proc. Int'l Test Conf., pp. 473-481, 1991.
[14] S. Sastry and A. Majumdar, "Test Efficiency Analysis of Random Self-Test of Sequential Circuits," IEEE Trans. Computer Aided Design, vol. 10, pp. 390-398, Mar. 1991.
[15] Y. Savaria, B. Lague, and B. Kaminska, "A Pragmatic Approach to the Design of Self-Testing Circuits," Proc. IEEE Int'l Test Conf., pp. 745-754, 1989.
[16] J.A. Waicukauski et al., "A Method for Generating Weighted Random Patterns," IBM J. Research and Development, Vol. 33, Mar., 1989, pp. 149-161.
[17] H.J. Wunderlich, "Self Test Using Unequiprobable Random Patterns," Proc. 17th Ann. Symp. Fault-Tolerant Computing, pp. 258-263, 1987.
[18] H. Wunderlich, Multiple Distributions of Biased Random Test Patterns IEEE Trans. Computer-Aided Design, vol. 9, no. 6, June 1990.

Index Terms:
Built-in self-test, weighted random pattern testing, heterogeneous urn sampling, waiting time distribution.
Citation:
Amitava Majumdar, "On Evaluating and Optimizing Weights for Weighted Random Pattern Testing," IEEE Transactions on Computers, vol. 45, no. 8, pp. 904-916, Aug. 1996, doi:10.1109/12.536233
Usage of this product signifies your acceptance of the Terms of Use.