This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Detection of Multiple Faults in Two-Dimensional ILAs
June 1996 (vol. 45 no. 6)
pp. 741-746

Abstract—We provide test sets proportional to the sum of the two dimensions of the array for a large class of cells, which allow us to test rows (or columns) of cells of the array independently. Constant length test sets for array multipliers have been found under the single faulty cell model if the array is modified, and otherwise test sets are proportional to the number of cells. We can verify the full adder array of a combinational n×m multiplier in O(n + m) tests under the Multiple Faulty Cell (MFC) model. The entire multiplier, including the AND gates which generate the summands, can be verified after applying the same modifications which make the multiplier C-testable under the single faulty cell model.

[1] W.H. Kautz, "Testing for Faults in Combinational Cellular Logic Arrays," Proc. Eighth Ann. Symp. Switching and Automata Theory, pp. 161-173, 1967.
[2] A.D. Friedman, "Easily Testable Iterative Systems," IEEE Trans. Computers, vol. 22, no. 12, pp. 1,061-1,064, Dec. 1973.
[3] F.G. Gray and R.A. Thompson, "Fault Detection in Bilateral Arrays of Combinational Cells," IEEE Trans. Computers, vol. 27, no. 12, pp. 1,206-1,213, Dec. 1978.
[4] R. Parthasarathy and S. Reddy, "A Testable Design of Iterative Logic Arrays," IEEE Trans. Circuits and Systems, vol. 28, pp. 1,037-1,045, 1981.
[5] W.-T. Cheng, "Testing and Error Detection in Iterative Logic Arrays," Technical Report UILU-ENG-85-2234, Univ. of Illi nois, Urbana-Champaign, Aug. 1985.
[6] W.-T. Cheng and J.H. Patel, "Testing in Two-Dimensional Iterative Logic Arrays," Proc. Fault Tolerant Computing Symp., pp. 76-81, 1986.
[7] A. Chatterjee and J. Abraham, "Test Generation for Arithmetic Units by Graph Labelling," Proc. Fault Tolerant Computing Symp., pp. 284-289, 1987.
[8] C. Wu and P. Cappello, "Easily Testable Iterative Logic Arrays," IEEE Trans. Computers, vol. 39, pp. 640-652, 1990.
[9] J.P. Shen and F.J. Ferguson, "The Design of Easily Testable VLSI Array Multipliers," IEEE Trans. Computers, vol. 33, no. 6, pp. 554-560, June 1984.
[10] S.J. Hong, “The Design of a Testable Parallel Multiplier,” IEEE Trans. Computers, vol. 39, no. 3, pp. 411-416, Mar. 1990.
[11] C.H. Stapper, F.M. Armstrong, and K. Saji, "Integrated Circuit Yield Statistics," Proc. IEEE, vol. 71, no. 4, pp. 453-470, Apr. 1983.
[12] F.J.O. Dias, "Truth-Table Verification of an Iterative Logic Array," IEEE Trans. Computers, vol. 25, no. 6, pp. 605-613, June 1976.
[13] E.M. Aboulhamid, "Efficient Testing and Truth Table Verification of Unilateral Combinational Iterative Arrays," Proc. Int'l Conf. Computer-Aided Design, pp. 68-70, 1985.
[14] B.A. Prasad and F.G. Gray, "Multiple Fault Detection in Arrays of Combinational Cells," IEEE Trans. Computers, vol. 24, no. 8, pp. 794-802, Aug. 1975.
[15] M. Schlag and F.J. Ferguson, "Detection of Multiple Faults in Two-Dimensional ILAs," Technical Report UCSC-CRL-95-30, Univ. of California, Santa Cruz, Computer Eng. Dept., July 1995.
[16] W.-T. Cheng and J.H. Patel, "A Minimum Test Set for Multiple Fault Detection in Ripple Carry Adders," IEEE Trans. Computers, vol. 36, no. 7, pp. 891-895, July 1987.
[17] W.-T. Cheng and J.H. Patel, "Testing in Two-Dimensional Iterative Logic Arrays," Computers and Mathematical Applications, vol. 13, no. 5/6, pp. 443-454, 1987.

Index Terms:
Iterative logic arrays, testing, multipliers, multiple faults, functional testing.
Citation:
Martine Schlag, F. Joel Ferguson, "Detection of Multiple Faults in Two-Dimensional ILAs," IEEE Transactions on Computers, vol. 45, no. 6, pp. 741-746, June 1996, doi:10.1109/12.506429
Usage of this product signifies your acceptance of the Terms of Use.