This Article 
 Bibliographic References 
 Add to: 
Analysis and Implementation of Hybrid Switching
June 1996 (vol. 45 no. 6)
pp. 684-692

Abstract—The switching scheme of a point-to-point network determines how packets flow through each node, and is a primary element in determining the network's performance. In this paper, we present and evaluate a new switching scheme called hybrid switching. Hybrid switching dynamically combines both virtual cut-through and wormhole switching to provide higher achievable throughput than wormhole alone, while significantly reducing the buffer space required at intermediate nodes when compared to virtual cut-through. This scheme is motivated by a comparison of virtual cut-through and wormhole switching through cycle-level simulations, and then evaluated using the same methods. To show the feasibility of hybrid switching, as well as to provide a common base for simulating and implementing a variety of routing and switching schemes, we have designed SPIDER, a communication adapter built around a custom ASIC called the Programmable Routing Controller (PRC).

[1] W.J. Dally and C.L. Seitz, "The Torus Routing Chip," J. Distributed Computing, vol. 1, no. 3, pp. 187-196, 1986.
[2] P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks, vol. 3, pp. 267-286, Sept. 1979.
[3] J.Y. Ngai and C.L. Seitz, "A Framework For Adaptive Routing in Multicomputer Networks," Proc. ACM Symp. Parallel Algorithms Architectures, 1989.
[4] W.J. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, Mar. 1992.
[5] J. Dolter, S. Daniel, A. Mehra, J. Rexford, W. Feng, and K. Shin, "SPIDER: Flexible and Efficient Communication Support for Point-To-Point Distributed Systems," Proc. Int'l Conf. Distributed Computer Systems, pp. 574-580, June 1995.
[6] S. Daniel, J. Rexford, J. Dolter, and K. Shin, "A Programmable Routing Controller for Flexible Communications in Point-to-Point Networks," Proc. Int'l Conf. Computer Design, pp. 320-325, Oct. 1995.
[7] S. Borkar, R. Cohn, G. Cox, T. Gross, H.T. Kung, M. Lam, M. Levine, B. Moore, W. Moore, C. Peterson, J. Susman, J. Sutton, J. Urbanski, and J. Webb, "Supporting Systolic and Memory Communication in iWarp," Proc. 17th Int'l Symp. Computer Architecture, pp. 70-81, 1990.
[8] W.J. Dally, "The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms," IEEE Micro, pp. 23-39, Apr. 1992.
[9] D. Smitley, F. Hady, and D. Burns, "Hnet: A High Performance Network Evaluation Testbed," Technical Report SRC-TR-91-049, Supercomputing Research Center, Inst. for Defense Analyses, Dec. 1991.
[10] C.B. Stunkel, D.G. Shea, B. Abali, M.M. Denneau, P.H. Hochschild, D.J. Joseph, B.J. Nathanson, M. Tsao, and P.R. Varker, “Architecture and Implementation of Vulcan,” Proc. Int'l Parallel Processing Symp., pp. 268-274, Apr. 1994.
[11] A.L. Davis, "Mayfly: A General-Purpose, Scalable, Parallel Processing Architecture," Lisp and Symbolic Computation, vol. 5, pp. 7-47, May 1992.
[12] K. Bolding, S.-C. Cheun, S.-E. Choi, C. Ebeling, S. Hassoun, T.A. Ngo, and R. Wille, "The Chaos Router Chip: Design and Implementation of an Adaptive Router," Proc. VLSI, Sept. 1993.
[13] J. Dolter, "A Programmable Routing Controller Supporting Multi-Mode Routing and Switching in Distributed Real-Time Systems," PhD thesis, Univ. of Michigan, Sept. 1993.
[14] A. Kovaleski, S. Ratheal, and F. Lombardi, "An Architecture and Interconnection Scheme for Time-Sliced Buses in Real-Time Processing," Proc. Real-Time Systems Symp., pp. 20-27, 1986.
[15] Am79168/Am79169 TAXI™-275 Technical Manual, ban-0.1m-1/93/0 17490a ed. Sunnyvale, Calif.: Advanced Micro Devices.
[16] J. Rexford, J. Dolter, W. Feng, and K.G. Shin, "PP-MESS-SIM: A Simulator for Evaluating Multicomputer Interconnection Networks," Proc. Simulation Symp., pp. 84-93, Apr. 1995.
[17] W.J. Dally and C.L. Seitz, “Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,” IEEE Trans. Computers, Vol. C-36, No. 5, May 1987, pp. 547-553.
[18] A.A. Chien, "A Cost and Speed Model for k-Ary n-Cube Wormhole Routers," Proc. Hot Interconnects, Aug. 1993.
[19] J. Rexford, J. Dolter, and K. Shin, "Hardware Support for Controlled Interaction of Guaranteed and Best-Effort Communication," Proc. Third IPPS Workshop Parallel and Distributed Real-Time Systems, pp. 188-193, Apr. 1994.

Index Terms:
Virtual cut-through switching, wormhole routing, hybrid switching, routing controllers, parallel and distributed multicomputers.
Kang G. Shin, Stuart W. Daniel, "Analysis and Implementation of Hybrid Switching," IEEE Transactions on Computers, vol. 45, no. 6, pp. 684-692, June 1996, doi:10.1109/12.506424
Usage of this product signifies your acceptance of the Terms of Use.