This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Comments on "High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits"
May 1996 (vol. 45 no. 5)
pp. 637-639

Abstract—Kawahito et al present multiplier designs using the binary-tree reduction feature of certain highly redundant radix-2 representations, along with multiple-valued current-mode circuit techniques, and show them to compare favorably to those based on less redundant binary signed-digit and carry-save numbers. We point out that these representation schemes, and their potential advantages, have been discussed in earlier publications and that a more general view of the parallel-carries addition process exploited in these multipliers leads to other potentially useful representations.

[1] S. Kawahito,M. Ishida,T. Nakamura,M. Kamayama, and T. Higuchi,"High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits," IEEE Trans. Computers, vol. 43, no. 1, pp. 34-42, Jan. 1994.
[2] P. Kornerup, “Digit-Set Conversions: Generalizations and Applications,” IEEE Trans. Computers, vol. 43, pp. 622-629, 1994.
[3] B. Parhami,"A General Theory of Carry-Free and Limited-Carry Computer Arithmetic," Proc. Canadian Conf. VLSI,Winnipeg, Canada, pp. 167-172, Oct. 1987.
[4] B. Parhami,"A New Method for Designing Highly Parallel Binary Multipliers," Proc. Third Ann. Parallel Processing Symp., pp. 176-185,Fullerton, Calif., Mar. 1989.
[5] B. Parhami, "Generalized Signed-Digit Number Systems: A Unifying Framework for Redundant Number Representations," IEEE Trans. Computers, vol. 39, no. 1, pp. 89-98, Jan. 1990.
[6] B. Parhami,"On the Implementation of Arithmetic Support Functions for Generalized Signed-Digit Number Systems," IEEE Trans. Computers, vol. 42 no. 3, pp. 379-384, Mar. 1993.

Index Terms:
Binary signed-digit, carry-save, redundant number systems, stored-carry, stored-double-carry, stored-triple-carry, tree multipliers.
Citation:
Behrooz Parhami, "Comments on "High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits"," IEEE Transactions on Computers, vol. 45, no. 5, pp. 637-639, May 1996, doi:10.1109/12.509918
Usage of this product signifies your acceptance of the Terms of Use.