Issue No.05 - May (1996 vol.45)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.509909
<p><b>Abstract</b>—The performance of a shared memory multiprocessor system with a multiple-bus interconnection network is studied in this paper. The effect of bus and memory contention is modeled using a probabilistic model and a closed form solution for the acceptance probability of each processor is presented. It is assumed that each processor in the system has a distinct priority assigned to it and that arbitration is based on priority. Whenever a request from a processor is rejected due to bus or memory conflicts, the request is resubmitted until granted. Based on the model, individual processor acceptance probabilities are first estimated, from which the effective memory bandwidth is computed. The accuracy of the analytical model is verified based on simulation results. Results from the model are compared against other approximate models previously reported in literature. It is observed that the inaccuracy of the model measured in terms of error from simulation results is less than that in previously reported studies.</p>
Acceptance probability, effective memory bandwidth, interconnection network, multiple-bus, multiprocessor, performance modeling and evaluation.
Lizy Kurian John, Yu-cheng Liu, "Performance Model for a Prioritized Multiple-Bus Multiprocessor System", IEEE Transactions on Computers, vol.45, no. 5, pp. 580-588, May 1996, doi:10.1109/12.509909