This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Performance Model for a Prioritized Multiple-Bus Multiprocessor System
May 1996 (vol. 45 no. 5)
pp. 580-588

Abstract—The performance of a shared memory multiprocessor system with a multiple-bus interconnection network is studied in this paper. The effect of bus and memory contention is modeled using a probabilistic model and a closed form solution for the acceptance probability of each processor is presented. It is assumed that each processor in the system has a distinct priority assigned to it and that arbitration is based on priority. Whenever a request from a processor is rejected due to bus or memory conflicts, the request is resubmitted until granted. Based on the model, individual processor acceptance probabilities are first estimated, from which the effective memory bandwidth is computed. The accuracy of the analytical model is verified based on simulation results. Results from the model are compared against other approximate models previously reported in literature. It is observed that the inaccuracy of the model measured in terms of error from simulation results is less than that in previously reported studies.

[1] D.P. Bhandarkar,"Analysis of Memory Interference in Multiprocessors," IEEE Trans. Computers, vol. 24, no. 9, pp. 897-908, Sept. 1975.
[2] L.N. Bhuyan,"An Analysis of Processor Memory Interconnection Networks," IEEE Trans. Computers, vol. 34, no. 3, pp. 279-283, Mar. 1985.
[3] L.N. Bhuyan,Q. Yang, and D.P. Agrawal,"Performance of Multiprocessor Interconnection Networks," Computer, vol. 22, no. 2, pp. 25-37, Feb. 1989.
[4] L.N. Bhuyan and D.P. Agrawal,"Design and Performance of Generalized Interconnection Networks," IEEE Trans. Computers, vol. 32, no. 12, pp. 1,081-1,090, Dec. 1983.
[5] D.Y. Chang,D.J. Kuck, and D.H. Lawrie,"On the Effective Bandwidth of Parallel Memories," IEEE Trans. Computers, vol. 26, no. 5, pp. 480-489, May 1977.
[6] W.T. Chen and J.P. Shen,"Performance Analysis of Multiple Bus Interconnection Networks with Hierarchical Requesting Model," IEEE Trans. Computers, vol. 40, no. 7, pp. 834-842, July 1991.
[7] C.R. Das and L.N. Bhuyan,"Bandwidth Availability of Multiple Bus Multiprocessors," IEEE Trans. Computers, vol. 34, no. 10, pp. 918-926, Oct. 1985.
[8] T.Y. Feng,"A Survey of Interconnection Networks," Computer, vol. 14, no. 12, pp. 12-27, Dec. 1981.
[9] M.A. Holliday and M.K. Vernon,"Exact Performance Estimates for Multiprocessor Memory and Bus Interference," IEEE Trans. Computers, vol. 36, no. 1, pp. 76-85, Jan. 1987.
[10] K. Hwang and F.A. Briggs,Computer Architecture and Parallel Processing.New York: McGraw Hill, 1984.
[11] L. Kurian,"Performance Evaluation of Prioritized Multiple-Bus Multiprocessor Systems," MS thesis, Dept of Electrical Eng., Univ. of Texas, El Paso, Dec. 1989.
[12] T. Lang,M. Valero, and I. Alegre,"Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors," IEEE Trans. Computers, vol. 31, no. 12, pp. 1,227-1,234, Dec. 1982.
[13] Y.C. Liu and C.J. Jou,"Effective Memory Bandwidth and Processor Blocking Probability in Multiple-Bus Systems," IEEE Trans. Computers, vol. 36, no. 6, pp. 761-764, June 1987.
[14] Y.C. Liu and C.C. Wang,"Analysis of Prioritized Crossbar Multiprocessor Systems," J. Parallel and Distributed Computing, vol. 7, pp. 321-334, Oct. 1989.
[15] S.M. Mahmud,"Performance of Multilevel Bus Networks for Hierarchical Multiprocessors," IEEE Trans. Computers, vol. 43, no. 7, pp. 789-805, July 1994.
[16] M.A. Marsan,G. Balbo,G. Conte, and F. Gregoretti,"Modeling Bus Contention and Memory Interference in a Multiprocessor System," IEEE Trans. Computers, vol. 32, no. 1, pp. 60-72, Jan. 1983.
[17] T.N. Mudge,J.P. Hayes,G.D. Buzzard, and D.C. Winsor,"Analysis of Multiple-Bus Interconnection Networks," J. Parallel and Distributed Computing, vol. 3, pp. 328-343, Mar. 1986.
[18] T.N. Mudge,J.P. Hayes,G.D. Buzzard, and D.C. Winsor,"Analysis of Multiple-Bus Interconnection Networks," Proc. 1984 Conf. Parallel Processing, pp. 228-232, Aug. 1984.
[19] T.N. Mudge and H.B. Al-Sadoun,"A Semi-Markov Model for the Performance of Multiple-Bus Systems," IEEE Trans. Computers, vol. 34, no. 10, pp. 934-942, Oct. 1985.
[20] C.V. Ravi,"On the Bandwidth and Interference in Interleaved Memory Systems," IEEE Trans. Computers, vol. 21, no. 8, pp. 899-901, Aug. 1972.
[21] E.C. Russel,"Building Simulation Models with SIMSCRIPT II.5," CACI Products Company, La Jolla, Calif.
[22] D. Towsley,"Approximate Models of Multiple-Bus Multiprocessor Systems," IEEE Trans. Computers, vol. 35, no. 3, pp. 220-228, Mar. 1986.
[23] Q. Yang and S. Zaky,"Communication Performance in Multiple-Bus Systems," IEEE Trans. Computers, vol. 37, no. 7, July 1988.
[24] D.W.L. Yen,J.H. Patel, and E.S. Davidson,"Memory Interference in Synchronous Multiprocessor Systems," IEEE Trans. Computers, vol. 31, no. 11, pp. 1,116-1,121, Nov. 1982.

Index Terms:
Acceptance probability, effective memory bandwidth, interconnection network, multiple-bus, multiprocessor, performance modeling and evaluation.
Citation:
Lizy Kurian John, Yu-cheng Liu, "Performance Model for a Prioritized Multiple-Bus Multiprocessor System," IEEE Transactions on Computers, vol. 45, no. 5, pp. 580-588, May 1996, doi:10.1109/12.509909
Usage of this product signifies your acceptance of the Terms of Use.