This Article 
 Bibliographic References 
 Add to: 
Aliasing Error for a Mask ROM Built-In Self-Test
March 1996 (vol. 45 no. 3)
pp. 270-277

Abstract—To develop better ROM BIST techniques we first experimentally surveyed cell faults, word-line faults, bit-line faults, delay faults and other types of faults occurring in 1,000 faulty mask ROM chips. We found that most of the stuck-at faults were within a single mat. We then theoretically analyzed the aliasing probability for a mask ROM containing a fault or faults within a single mat. To experimentally evaluate BIST aliasing errors we implemented six MISRs on a custom board and observed actual aliasing errors. The experimentally measured aliasing probabilities agreed with the probabilities derived theoretically. No aliasing error occurred for the 16-stage, 8-input MISR.

[1] H. Fujiwara, Logic Testing and Design for Testability. MIT Press, 1985.
[2] P. Bardell,W. McAnney, and J. Savir,Built-In Self-Test for VLSI. John Wiley, 1987.
[3] J. Broseghini and D.H. Lenhert,"An ALU-Based Programmable MISR/Pseudorandom Generator for a MC68HC11 Family Self-Test," Int'l Test Conf., pp. 349-358, Oct. 1993.
[4] R. Patel and K. Yarlagadda, "Testability Features of the SuperSPARC Microprocessor," Proc. Int'l Test Conf., IEEE CS Press, 1993, pp. 773-781.
[5] P.H. Bardell and M.J. Lapointe, "Production Experience with Built-In Self-Test in the IBM ES/9000 System," Proc. Int'l Test Conf., pp. 28-36, Oct. 1991.
[6] C.E. Stroud,"Built-in Self-Test for High-Speed Data-Path Circuitry," Int'l Test Conf., pp. 47-56, Oct. 1991.
[7] N. Jarwala and C.W. Yau, “Achieving Board-Level BIST Using the Boundary-Scan Master,” Proc. IEEE Int’l Test Conf., CS Press, 1991, pp. 649-658.
[8] M.G. Karpovsky and S.M. Chaudhry, “Design of Self-Diagnostic Boards by Multiple Signature Analysis,” IEEE Trans. Computers, vol. 42, no. 9, pp. 1,035-1,044, 1993.
[9] H. Maeno,K. Nii,S. Sakayanagi, and S. Kato,"LSSD Compatible and Concurrently Testable RAM," Int'l Test Conf., pp. 608-614, Sept. 1992.
[10] J. Sas,G.V. Wauwe,E. Huyskens, and D. Rabaey,"BIST for Embedded RAMs with Coverage Calculation," Int'l Test Conf., pp. 339-358, Oct. 1993.
[11] P. Camurati,P. Prinetto,M.S. Peorda,S. Barbagallo,A. Burri, and D. Medina,"An Industrial Experience in the Built-In Self Test of Embedded RAMs," VLSI Test Symp., pp. 306-311, Apr. 1994.
[12] Y. Zorian and A. Ivanov,"EEODM: An Effective BIST Scheme for ROMs," Int'l Test Conf., pp. 871-879, 1990.
[13] P. Nagvajara and M.G. Karpovsky,"Built-In Self-Diagnostic Read-Only-Memories," Int'l Test Conf., pp. 695-703, Oct. 1991.
[14] K. Iwasaki,T. Fujiwara, and T. Kasami,"A Defect-Tolerant Design for Mask ROMs," IEEE VLSI Test Symp., pp. 171-175, Apr. 1992.
[15] T.W. Williams,W. Daech,M. Gruetzer,, and C.W. Starke,“Bounds and analysis of aliasing errors in linear-feedback shift-registers,” IEEE Trans. Computer Aided Design, vol. 7, pp. 75-83, Jan. 1988.
[16] K. Iwasaki,"Analysis and Proposal of Signature Circuits for LSI Testing," IEEE Trans. Computer-Aided Design/ICAS, vol. 7, no. 1, pp. 84-90, Jan. 1988.
[17] K. Iwasaki and F. Arakawa,"An Analysis of Aliasing Probability of Multiple Input Signature Registers in the Case of 2m-ary Symmetric Channel," IEEE Trans. Computer-Aided Design/ICAS, vol. 9, no. 4, pp. 427-438, Apr. 1990.
[18] D.K. Pradhan, S. Gupta, and M. Karpovsky, "Aliasing Probabilities for Multiple Input Signature Analyzer," IEEE Trans. Computers, vol. 39, no. 4, pp. 586-591, Apr. 1990.
[19] D.K. Pradhan and S. Gupta, A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression IEEE Trans. Computers, vol. 40, no. 6, June 1991.
[20] K. Iwasaki and N. Yamaguchi, "Design of Signature Circuits Based on Weight Distribution of Error-Correcting Codes," Proc. ITC, pp. 779-785, Sept. 1990.
[21] N.R. Saxena, P. Franco, and E.J. McCluskey, "Simple Bounds on Serial Signature Analysis Aliasing for Random Testing," Special Issue on Fault Tolerant Computing, IEEE Trans. Computers, vol. 41, no. 5, pp. 638-645, May 1992.
[22] K. Iwasaki,S. Feng,T. Fujiwara, and T. Kasami,"Comparison of Aliasing Probability for Multiple MISRs and M-Stage MISRs with m Inputs," IEICE Trans. Information and Systems, vol. E75-D, no. 6, pp. 835-841, Nov. 1992.
[23] T. Kameda,S. Pilarski, and A. Ivanov,"Notes on Multiple Input Signature Analysis," IEEE Trans. Computers, vol. 42, no. 2, pp. 228-234, Feb. 1993.
[24] G. Edirisooriya and J.P. Robinson,"Time and Space Correlated Errors in Signature Analysis," IEEE VLSI Test Symp., pp. 275-281, Apr. 1993.
[25] S. Feng,T. Fujiwara,T. Kasami, and K. Iwasaki,"On the Maximum Value of Aliasing Probabilities for Single Input Signature Registers," IEEE VLSI Test Symp., pp. 267-274, Apr. 1993.
[26] C.H. Stapper,"Improved Yield Models for Fault-Tolerant Memory Chips," IEEE Trans. Computers, vol. 42, no. 7, pp. 872-881, July 1993.
[27] S. Lin and D. J. Costello,Error Control Coding: Fundamentals and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1983.

Index Terms:
Built-in self-test, mask ROM, experimental faults analysis, aliasing probability, MISRs.
Kazuhiko Iwasaki, Shigeo Nakamura, "Aliasing Error for a Mask ROM Built-In Self-Test," IEEE Transactions on Computers, vol. 45, no. 3, pp. 270-277, March 1996, doi:10.1109/12.485566
Usage of this product signifies your acceptance of the Terms of Use.