This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
BIST Test Pattern Generators for Two-Pattern Testing-Theory and Design Algorithms
March 1996 (vol. 45 no. 3)
pp. 257-269

Abstract—Testing for delay and CMOS stuck-open faults requires two-pattern tests, and typically a large number of two pattern tests are needed. Built-in self-test (BIST) schemes are attractive for comprehensive testing of such faults. BIST test pattern generators (TPGs) for two-pattern testing, should be designed to ensure high transition coverage. In this paper, necessary and sufficient conditions to ensure complete/maximal transition coverage for linear feedback shift register (LFSR) and cellular automata (CA) have been derived. The theory developed here identifies all LFSR/CA TPGs that maximize transition coverage under any given TPG size constraint. It is shown that LFSRs with primitive feedback polynomials with large number of terms are better for two-pattern testing. Also, CA are shown to be better TPGs than LFSRs for two pattern testing, independent of their feedback rules. Based on the necessary sufficient conditions, efficient algorithms to design optimal TPGs for two-pattern testing have been developed. Experiments on benchmark circuits indicate that TPGs designed using the procedures outlined in this paper obtain high robust path delay fault coverage in short test lengths.

[1] M. Abramovici,M.A. Breuer, and A.D. Friedman,Digital Systems Testing and Testable Design.New York: Computer Science Press, 1990.
[2] P.H. Bardell, Analysis of Cellular Automata Used as a Pseudo-Random Pattern Generators Proc. Int'l Test Conf., pp. 762-768, 1990.
[3] P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI, John Wiley&Sons, New York, 1987.
[4] F. Brglez,D. Bryan, and K. Kozminski,"Combinational Profiles of Sequential Benchmark Circuits," Proc. IEEE Int'l Symp. Circuits and Systems, May 1989.
[5] K.-T. Cheng,S. Devadas, and K. Keutzer,"A Partial Enhanced-Scan Approach to Robust Delay-Fault Generation for Sequential Circuits," Proc. IEEE Int'l Test Conf., pp. 403-410, 1991.
[6] G.L. Craig and C.R. Kime,"Pseudo-Exhaustive Adjacency Testing: A BIST Approach for Stuck-Open Faults," Proc. IEEE Int'l Test Conf., pp. 126-137, 1985.
[7] W. Feller,An Introduction to Probability Theory and Its Applications, vol. 1. John Wiley&Sons, 3rd edition, 1968.
[8] K. Furuya and E.J. McCluskey,"Two-Pattern Test Capabilities of Autonomous TPG Circuits," Proc. IEEE Int'l Test Conf., pp. 704-711, Oct. 1991.
[9] S.W. Golomb, Shift Register Sequences. Aegean Park Press, 1982.
[10] A. Krasniewski and S. Pilarski,"Circular Self-Test Path: A Low-Cost BIST Technique," Proc. IEEE-ACM Design Automation Conf., pp. 407-415, June 1987.
[11] C.J. Lin and S.M. Reddy,"On Delay Fault Testing in Logic Circuits," IEEE Trans. CAD, vol. 6, no. 5, pp. 694-703, Sept. 1987.
[12] S. Lin and D. J. Costello,Error Control Coding: Fundamentals and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1983.
[13] W. Mao and M. D. Ciletti,"Arrangement of Latches in Scan-path Design to Improve Delay Fault Coverage," Proc. IEEE Int'l Test Conf., pp. 387-393, 1990.
[14] E.J. McCluskey,"Verification Testing—A Pseudo-Exhaustive Test Technique," IEEE Trans. Computers, vol. 33, no. 6, pp. 541-546, June 1984.
[15] S. Pilarski and A. Pierzynska,"BIST and Delay Fault Detection," Proc. IEEE Int'l Test Conf., pp. 236-242, Oct. 1993.
[16] J. Savir and R. Berry,"At-Speed Test Is Not Necessarily an AC Test," Proc. IEEE Int'l Test Conf., pp. 722-728, 1991.
[17] M. Serra et al., "The Analysis of One-Dimensional Linear Cellular Automata and Their Aliasing Properties," IEEE Trans. Computer-Aided Design, vol. 9, no. 7, pp. 767-778, July 1990.
[18] T. Slater and M. Serra,"Tables of Linear Hybrid 90/150 Cellular Automata," Technical Report DCS-105-IR, Dept. of Computer Science, Univ. of Victoria, Victoria B.C., Canada, 1990.
[19] G.L. Smith,"Model for Delay Faults Based on Paths," Proc. IEEE Int'l Test Conf., pp. 342-349, 1985.
[20] C.W. Starke.,"Built-In Test for CMOS Circuit," Proc. IEEE Int'l Test Conf., pp. 309-314, 1984.
[21] S. Zhang,R. Byrne, and D.M. Miller.,"BIST Generators for Sequential Faults," Proc. IEEE Int'l Conf. Computer Design, pp. 260-263, 1992.

Index Terms:
Built-in self-test, test pattern generator, pseudo-exhaustive testing, two-pattern testing, linear feedback shift register, cellular automata.
Citation:
Chih-Ang Chen, Sandeep K. Gupta, "BIST Test Pattern Generators for Two-Pattern Testing-Theory and Design Algorithms," IEEE Transactions on Computers, vol. 45, no. 3, pp. 257-269, March 1996, doi:10.1109/12.485565
Usage of this product signifies your acceptance of the Terms of Use.