This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On Removing Redundancies from Synchronous Sequential Circuits with Synchronizing Sequences
January 1996 (vol. 45 no. 1)
pp. 20-32

Abstract—We consider the removal of redundant logic from synchronous sequential circuits that have synchronizing sequences. The logic to be removed is identified by determining line stuck-at faults that do not affect the operation of the circuit. Such signal lines and some of the logic surrounding them can be removed without affecting the operation of the circuit. We show that circuits that have synchronizing sequences have certain properties that help in identifying logic that can be removed. Specifically, their state diagrams have a strongly connected component that contains all the synchronization states. This strongly connected component, called the main strongly -connected component, is reachable from all other strongly connected components. In addition to redundant faults that can always be removed, we show that there are two types of partially detectable faults in circuits that have synchronizing sequences. In the presence of the first type of faults, the circuit becomes unsynchronizable. Signal lines carrying such faults cannot be removed. The other type of partially detectable faults leave the circuit synchronizable. We show that such faults do not affect the main strongly connected component, and hence the corresponding signal lines can be removed without affecting the operation of the circuit after it is synchronized. We also define weakly synchronizable circuits and derive similar results regarding the removal of redundant logic in them. The class of removable lines is thus extended beyond those corresponding to redundant faults to include some partially detectable faults as well. We present experimental evidence to the existence of partially detectable faults that correspond to signal lines that can be removed in benchmark circuits.

[1] M. Abramovici and M.A. Breuer,"On redundancy and fault detection in sequential circuits," IEEE Trans. Computers, pp. 864-865, Nov. 1979.
[2] M. Abramaovici,M.A. Breuer, and A.D. Friedman,Digital Systems Testing and Testable Design. Computer Science Press, 1990.
[3] S. Devadas,H.-K.T. Ma, and A.R. Newton,"Redundancies and don't-cares in sequential logic synthesis," J. Electronic Testing: Theory and Application, vol. 1, pp. 15-30, Feb. 1990.
[4] K.T. Cheng, “On Removing Redundancy in Sequential Circuits,” Proc. ACM/IEEE Design Automation Conf., pp. 164-169, 1991.
[5] K.T. Cheng, “An ATPG-Based Approach to Sequential Logic Optimization,” Proc. IEEE Int'l Test Conf., pp. 372-375, 1991.
[6] J. Moondanos and J. Abraham, “Sequential Redundancy Identification Using Verification Techniques,” Proc. IEEE Int'l Test Conf., pp. 40-45, 1992.
[7] I. Pomeranz,S.M. Reddy, and J.H. Patel,"Theory and practive of sequential machine testing and testability," Proc. 23rd Fault-Tolerant Computing Symp., pp. 330-337, June 1993.
[8] H. Cho, G. Hachtel, and F. Somenzi, "Redundancy Identification/Removal and Test Generation for Sequential Circuits Using Implicit State Enumeration," IEEE Trans. Computer-Aided Design, vol. 12, no. 7, pp. 935-945, 1993.
[9] I. Pomeranz and S.M. Reddy, “Classification of Faults in Synchronous Sequential Circuits,” IEEE Trans. Computers, vol. 42, no. 9, pp. 1,066-1,077, Sept. 1993.
[10] L.A. Entrena and K.T. Cheng, “Sequential Logic Optimization By Redundancy Addition and Removal,” Proc. Int'l Conf. Computer-Aided Design, Nov. 1993.
[11] I. Pomeranz and S.M. Reddy,"On identifying undetectable and redundant faults in synchronous sequential circuits," Proc. VLSI Test Symp., pp. 8-14, Apr. 1994.
[12] C. Pixley, “A Theory and Implementation of Sequential Hardware Equivalence,” IEEE Trans. Computer-Aided Design, pp. 1,469-1,494, Dec. 1992.
[13] I. Pomeranz and S. Reddy, "The Multiple Observation Time Test Strategy," IEEE Trans. Computers, vol. 41, no. 5, pp. 627-637, May 1992.
[14] Z. Kohavi,Switching and Finite Automata Theory. McGraw-Hill, 1978.
[15] I. Pomeranz and S.M. Reddy,"Design and synthesis for testability of synchronous sequential circuits based on strong-connectivity," Proc. 23rd Fault-Tolerant Computing Symp., pp. 492-501, June 1993.
[16] M.A. Iyer and M. Abramovici,"Warning: 100% fault coverage may be misleading!!" Proc. Int'l Test Conf., pp. 662-668, 1992.
[17] I. Pomeranz and S.M. Reddy, “On Achieving Complete Testability of Synchronous Sequential Circuits with Synchronizing Sequences,” Proc. IEEE Int'l Test Conf., 1994.

Index Terms:
Fault removal, partially detectable faults, redundancy removal, redundant faults, synchronous sequential circuits, synchronizing sequences.
Citation:
Irith Pomeranz, Sudhakar M. Reddy, "On Removing Redundancies from Synchronous Sequential Circuits with Synchronizing Sequences," IEEE Transactions on Computers, vol. 45, no. 1, pp. 20-32, Jan. 1996, doi:10.1109/12.481483
Usage of this product signifies your acceptance of the Terms of Use.