|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| M.j. Bellido, M. Valencia, J.l. Huertas, A.j. Acosta, S. Sánchez-Solano, "Modular Asynchronous Arbiter Insensitive to Metastability," IEEE Transactions on Computers, vol. 44, no. 12, pp. 1456-1461, December, 1995. | |||
| BibTex | x | ||
| @article{ 10.1109/12.477251, author = {M.j. Bellido and M. Valencia and J.l. Huertas and A.j. Acosta and S. Sánchez-Solano}, title = {Modular Asynchronous Arbiter Insensitive to Metastability}, journal ={IEEE Transactions on Computers}, volume = {44}, number = {12}, issn = {0018-9340}, year = {1995}, pages = {1456-1461}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.477251}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Modular Asynchronous Arbiter Insensitive to Metastability IS - 12 SN - 0018-9340 SP1456 EP1461 EPD - 1456-1461 A1 - M.j. Bellido, A1 - M. Valencia, A1 - J.l. Huertas, A1 - A.j. Acosta, A1 - S. Sánchez-Solano, PY - 1995 KW - Asynchronous circuits KW - arbitration KW - metastability KW - modular design KW - Q-flop resolver. VL - 44 JA - IEEE Transactions on Computers ER - | |||
[1] F. El Guibaly,“Design and analysis of arbitration protocols,” IEEE Trans. Computers, vol. 38, no. 2, pp. 161-171, Feb. 1989.
[2] B. Wilkinson,“Comments on’Design and analysis of arbitration protocols,’” IEEE Trans. Computers, vol. 41, no 3, pp. 348-351, Mar. 1992
[3] D.M. Taub,“Corrected settling time of the distributed parallel arbiter,” IEE Proc. E, vol. 139, no. 4, pp. 348-354, July 1992.
[4] T.H.Y. Meng,Synchronization Design for Digital Systems. Kluwer Academic, 1991
[5] D.M. Chapiro, "Reliable High-Speed Arbitration and Synchronization," IEEE Trans. Computers, vol. 36, no. 10, pp. 1,251-1,255, Oct. 1987.
[6] J. Calvo,J. Acha,, and M. Valencia,“Asynchronous modular arbiter,” IEEE Trans. Computers, vol. 35, no. 1, pp. 67-70, Jan. 1986.
[7] K. Marrin,“Metastability haunts VMEbus and multibus II system designers,” Computer Design, vol. 24, pp. 29-32, Aug. 1985.
[8] F.U. Rosenberger,C.E. Molnar,T. Chaney,, and T.‐P. Fang,“Q-modules: Internally clocked delay-insensitive modules,” IEEE Trans. Computers, vol. 37, no. 9, pp. 1,005-1,018, Sept. 1988.
[9] M. Pechoucek,“Anomalous response times of input synchronizers,” IEEE Trans. Computers, vol. 25, no. 2, pp. 133-139, Feb. 1976.
[10] M.R. McConnel and D.P. Siewiorek,“Synchronization and voting,” IEEE Trans. Computers, vol. 30, no. 2, pp. 161-164, Feb. 1981.

