Issue No.12 - December (1995 vol.44)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.477242
<p><it>Abstract</it>—The integration of different formal description techniques is an important feature in the design of communication protocols and concurrent systems. In this paper we address the problem of translating Petri nets with inhibitor arcs into basic LOTOS specifications, which is an important step in the direction of integrating these two commonly used formalisms. A mapping which preserves strong bisimulation equivalence is formally defined and illustrated by means of an example. The definition of the mapping enables us also to state a new result about the expressive power of the basic LOTOS subset which constitutes the mapping range.</p>
Concurrent systems design, formal description techniques, LOTOS, Petri nets, protocol engineering.
Adriano Valenzano, "Mapping Petri Nets with Inhibitor Arcs onto Basic LOTOS Behavior Expressions", IEEE Transactions on Computers, vol.44, no. 12, pp. 1361-1370, December 1995, doi:10.1109/12.477242