|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Michal Kopec, "Can Nonlinear Compactors Be Better than Linear Ones?," IEEE Transactions on Computers, vol. 44, no. 11, pp. 1275-1282, November, 1995. | |||
| BibTex | x | ||
| @article{ 10.1109/12.475123, author = {Michal Kopec}, title = {Can Nonlinear Compactors Be Better than Linear Ones?}, journal ={IEEE Transactions on Computers}, volume = {44}, number = {11}, issn = {0018-9340}, year = {1995}, pages = {1275-1282}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.475123}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - Can Nonlinear Compactors Be Better than Linear Ones? IS - 11 SN - 0018-9340 SP1275 EP1282 EPD - 1275-1282 A1 - Michal Kopec, PY - 1995 KW - Aliasing probability KW - built-in self-test KW - data compaction KW - linear feedback shift register KW - nonlinear feedback shift register KW - signature analysis. VL - 44 JA - IEEE Transactions on Computers ER - | |||
[1] V. Agraval,“An information theoretic approach to digital fault testing,” IEEE Trans. Computers, vol. 30, pp. 582-587, Aug. 1981.
[2] R.B. Ash,Information Theory.New York: John Wiley&Sons, 1967.
[3] M. Damiani,P. Olivo,, and B. Ricco,“Analysis and design of finite state machines for signature analysis testing,” IEEE Trans. Computers, vol. 40, pp. 1,034-1,045, Sept. 1991.
[4] R. David,“Testing by feedback shift register,” IEEE Trans. Computers, vol. 29, pp. 668-673, July 1980.
[5] S.W. Golomb, Shift Register Sequences. Aegean Park Press, 1982.
[6] A. Ivanov,“BIST signature analysis: Analytical techniques for computing the probability of aliasing,” PhD thesis, Dept. of Electrical Eng., McGill Univ., Sept. 1988.
[7] G.R. McLeod,“BIST techniques for ASIC design,” Proc. 1992 Int’l Test Conf., pp. 496-505.
[8] P. Olivo,M. Damiani,, and B. Ricco,“Aliasing minimization in signature analysis testing,” Proc. 1993 European Test Conf., pp. 451-456.
[9] S. Pilarski and T. Kameda,“A probabilistic analysis of test response compaction,” technical report.Burnaby, Canada: Simon Fraser Univ. Press, May 1993.
[10] D.K. Pradhan and S. Gupta, A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression IEEE Trans. Computers, vol. 40, no. 6, June 1991.
[11] K. Thearling and J.A. Abraham,“An easily computed functional level testability measure,” Proc. 1989 Int’l Test Conf., pp. 381-390.
[12] T.W. Williams,W. Daech,M. Gruetzer,, and C.W. Starke,“Bounds and analysis of aliasing errors in linear-feedback shift-registers,” IEEE Trans. Computer Aided Design, vol. 7, pp. 75-83, Jan. 1988.
[13] J. Yih and P. Mazumder,“Circuit behavior modeling and compact testing performance evaluation,” J. Solid State Circuits, vol. 26, no. 1, pp. 62-66, Jan. 1991.

