This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Fault-Tolerant GEQRNS Processing Element for Linear Systolic Array DSP Applications
September 1995 (vol. 44 no. 9)
pp. 1121-1130

Abstract—In this work, the design of a Galois enhanced quadratic residue number system (GEQRNS) [9], [7] processor is presented, which can be used to construct linear systolic arrays. The processor architecture has been optimized to perform multiply-accumulate type operations on complex operands. The properties of finite fields have been exploited to perform this complex multiplication in a manner which results in greatly reduced hardware complexity. The processor is also shown to have a high degree of tolerance to manufacturing defects and faults which can occur during operation. The combination of these two factors makes this an ideal candidate for array signal processing applications, where high complex arithmetic data rates are required. A prototype processing element has been fabricated in 1.5 μm CMOS technology, which is shown to operate at 40 MHz.

[1] K.W. Jenkins,“A technique for the efficient generation of projections forerror correcting residue codes,” IEEE Trans. Circuits and Systems, vol. 31, no. 2, pp. 223-226, Feb. 1984.
[2] I. Koren,Z. Koren,, and D. Pradhan,“Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay,” IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 859-866, June 1988.
[3] I. Koren and C. Stapper,“Yield models for defect tolerant VLSI circuits: A review,” Defect and Fault Tolerance in VLSI Systems, pp. 2-3.New York and London: Plenum Press, 1988.
[4] J.V. Krogmeier and W.K. Jenkins,“Error detection and correction in quadratic residue number systems,” 26th Midwest Symp. Circuits and Systems, 1983.
[5] V.K.P. Kuman and Y.C. Tsai,“On synthesizing optimal family of linear systolic arrays for matrix multiplication,” IEEE Trans. Computers, vol. 40, no. 6, pp. 770-774, June 1991.
[6] H. Leung,“Application of residue number systems to complex digital filters,” Proc. 15th Asilomar Conf. Circuit Systems, Computers, pp. 70-74,Pacific Grove, Calif., Nov. 1982.
[7] J.D. Mellott,J.C. Smith,, and F.J. Taylor,“The Gauss machine: A Galois-enhanced quadratic residuenumber system systolic array,” Proc. 11th Symp. Computer Arithmetic, pp. 156-162,Windsor, Ont., Canada, 1993.
[8] T. Sato,H. Okada,T. Sukemar,, and G. Goto,“A 8.5 ns 112-b transmission gate adder with aconflict-free bypass circuit,” IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 657-659, Apr. 1992.
[9] J.C. Smith and F.J. Taylor,“The design of a fault-tolerant GEQRNS processingelement for linear systolic array DSP applications,” Proc. Fourth Great Lakes Symp. VLSI, pp. 46-49,Notre Dame, Ind., 1994.
[10] M.A. Soderstrand,W.K. Jenkins,G.A. Jullien,, and F.J. Taylor,Residue Number System Arithmetic: Modern Applicationsin Digital Signal Processing. IEEE Press, 1986.
[11] H.R. Srinivas and K.P. Keshab,“A fast VLSI adder architecture,” IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 761-767, May 1992.
[12] C.H. Stapper,“Modeling of defects in integrated circuit photolithographic patterns,” IBM J. Research Development, vol. 28, no. 4, pp. 461-475, July 1984.
[13] C.H. Stapper,F. Armstrong,, and K. Saji,“Integrated circuit yield statistics,” Proc. IEEE, vol. 25, no. 6, Apr. 1983.
[14] E.E. Swartzlander,Systolic Signal Processing Systems. Marcel Dekker, 1987.
[15] N.S. Szabo and R.I. Tanaka,Residue Arithmetic and its Application to Computer Technology.New York: McGraw-Hill, 1967.
[16] N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 1994.
[17] J. Yuan,I. Karlsson,, and C. Svensson,“A true single-phase-clock dynamic CMOS circuit technique,” IEEE J. Solid-State Circuits, vol. 22, no. 5, pp. 899-901, Oct. 1987.
[18] E. Codd,“Missing information (applicable and inapplicable) in relational databases,” ACM SIGMOD Record, vol. 15, no. 4, pp. 53-78, 1986.

Index Terms:
Fault-tolerant, residue number system (RNS), systolic array, DSP, yield enhancement, redundancy, VLSI design.
Citation:
Fred J. Taylor, Jeremy C. Smith, "A Fault-Tolerant GEQRNS Processing Element for Linear Systolic Array DSP Applications," IEEE Transactions on Computers, vol. 44, no. 9, pp. 1121-1130, Sept. 1995, doi:10.1109/12.464390
Usage of this product signifies your acceptance of the Terms of Use.