This Article 
 Bibliographic References 
 Add to: 
A Systematic Methodology for the Design of High Performance Recursive Digital Filters
August 1995 (vol. 44 no. 8)
pp. 971-982

Abstract—A systematic design methodology is described for the rapid derivation of VLSI architectures for implementing high performance recursive digital filters, particularly ones based on most significant digit (msd) first arithmetic. The method has been derived by undertaking theoretical investigations of msd first multiply-accumulate algorithms and by deriving important relationships governing the dependencies between circuit latency, levels of pipelining and the range and number representations of filter operands. The techniques described are general and can be applied to both bit parallel and bit serial circuits, including those based on on-line arithmetic. The method is illustrated by applying it to the design of a number of highly pipelined bit parallel IIR and wave digital filter circuits. It is shown that established architectures, which were previously designed using heuristic techniques, can be derived directly from the equations described.

[1] R.F. Woods,S.C. Knowles,J.V. McCanny,, and J.G. McWhirter,“Systolic IIR filters with bit-level pipelining,” Proc. IEEE Int’l Conf. Acoustics, Speech, and Signal Processing, pp. 2,072-2,075, 1988.
[2] S.C. Knowles,J.G. McWhirter,R.F. Woods,, and J.V. McCanny,“Bit level systolic architectures for high performance IIR filtering,” J. VLSI Signal Processing, vol. 1, pp. 9-24, 1989.
[3] K.K. Parhi and D.G. Messerschmitt,“Pipeline interleaving and parallelism in recursive digital filters_Part 1: Pipelining using scattered look-ahead and decomposition,” IEEE Trans. Acoustics, Speech, and Signal Processing, vol. 37, no. 7, pp. 1,099 - 1,117, July 1989.
[4] J.V. McCanny,“On the use of most significant bit first arithmetic in the design of high performance DSP chips,” Algorithms and Parallel VLSI Architectures, Y. Robert and P. Quinton, eds., pp. 243-259, Elsevier Press, 1992.
[5] J.V. McCanny,R.F. Woods,S.E. McQuillan,, and R.J. Singh,“Very high performance DSP chips based on most significant bit first arithmetic,” Proc. DSPX Exposition and Symp., pp. 289-297,San Jose, Calif., Oct. 1993.
[6] M. Lapointe,P. Fortier,, and H.T. Huynh,“A new faster and simpler systolic structure for IIR filters,” Proc. IEEE Int’l Conf. Circuits and Systems, pp. 1,227-1,230, 1990.
[7] M.D. Ercegovac and T. Lang,“Most-significant-digit-first and on-line arithmetic approaches for the design of recursive filters,” Proc. 23rd Asilomar Conf. Circuits, Signals, and Computers, pp. 7-11, 1989.
[8] R.J. Singh and J.V. McCanny,“High performance VLSI architectures for wave digital filtering,” J. VLSI Signal Processing, vol 4, pp. 269-278, 1992.
[9] R.F. Woods,J.V. McCanny,S.C. Knowles,, and O.C. McNally,“A high performance IIR digital filter chip,” Proc. IEEE Int’l Symp. Circuits and Systems, pp. 1,410-1,413, 1990.
[10] O.C. McNally,J.V. McCanny,, and R.F. Woods,“The design of a highly pipelined second order IIR filter chip,” VLSI’91, pp. 2.2.1-2.1.10,Edinburgh, Aug. 1991.
[11] R.F. Woods and J.V. McCanny,“A high performance first order IIR Filter chip,” IEE Part D Circuits and Systems, IEE Proc. Part -E, vol. 139, no. 3, pp. 195-202, 1992.
[12] O.C. McNally,J.V. McCanny,, and R.F. Woods,“The design of a highly pipelined second order IIR filter chip,” Int’l J. High Speed Electronics and Systems, A. Fettweis and P. DeWilde, eds., vol. 4, no. 1, pp. 65-84, Mar. 1993.
[13] R.F. Woods,G. Floyd,K. Wood,J.V. McCanny,, and R.A. Evans,“A programmable high performance IIR filter chip,” Proc Int’l Conf. Signal Processing Applications and Technology, vol. 2, pp. 1,641-1,646,Santa Clara, Calif., Sept. 1993.
[14] S.E. McQuillan and J.V. McCanny,“Algorithms and architectures for high performance recursive filters,” Application Specific Array Processors, J. Fortes, E. Lee, and T. Meng, eds., pp. 230-244, IEEE CS Press, 1992.
[15] M. Lapointe,H.T. Huynh,, and P. Fortier,“Systematic design of pipelined recursive filters,” IEEE Trans. Computers, vol. 42, no. 4, pp. 413-426.
[16] R.H. Brackert,M.D. Ercegovac,, and A.N. Wilson Jr.,“Design of an on-line multiply-add module for recursive digital filters,” Proc. Ninth Symp. Computer Arithmetic, pp. 34-41, Sept. 1989.
[17] P.T. Balsara and R.M. Owens,“Systolic and semi-systolic digit serial multipliers,” Proc. IEEE Eighth Symp. Computer Arithmetic, pp. 169-173, 1987.
[18] L. Ciminiera and A. Sera,“Efficient serial-parallel arrays for multiplication and addition,” Proc. Seventh Symp. Computer Arithmetic, pp. 28-35, June 1985.
[19] M.D. Ercegovac et al., Fast Multiplication without Carry-Propagate Addition , IEEE Trans. Computers, vol. 39, no. 11, Nov. 1990.
[20] J.E. Robertson,“A new class of digital division methods,” IRE Trans. Electronic Computers, vol. 7, pp. 218-222, 1958.
[21] M.D. Ercegovac and T. Lang,“On-line arithmetic: A design methodology and applications,” VLSI Signal Processing III, pp. 252-263, 1988.
[22] M.D. Ercegovac,“On-line arithmetic: An overview,” Proc. SPIE Real Time Signal Processing VII, vol. 495, pp. 86-93, 1984.
[23] A. Avizienis,“Signed digit number representations for fast parallel arithmetic,” IRE Trans. Computers, vol. 10, pp. 389-400, 1961.
[24] M.D. Ercegovac and T. Lang,“Fast radix-2 division with quotient-digit prediction,” J. VLSI Signal Processing, vol. 1, pp. 169-180, 1989.
[25] D.A. Atkins,“Higher-radix division using estimates of the divisor and partial remainders,” IEEE Trans. Computers, vol. 17, no. 10, pp. 925-934, 1968.
[26] D.J. DeFatta,J.G. Lucas,, and W.S. Hodgkiss,Digital Signal Processing: A System Design Approach. John Wiley&Sons, 1988.
[27] R.F. Woods,O.C. McNally,, and S.E. McQuillan,“Saturation circuitry for redundant number based IIR filters,” Electronics Letters, vol. 27, no. 21, pp. 1,961-1,963, 1991.
[28] A. Fettweis,L. Gazsi,, and K. Meerkotter,“Wave digital filters: Theory and practice,” Proc. 1988 IEEE Int’l Symp. Circuits and Systems.
[29] S.E. McQuillan,“Algorithms and architectures for high performance arithmetic processors,” PhD thesis, The Queen’s Univ. of Belfast, 1992.
[30] R.J. Singh,“VLSI implementations for wave digital filtering,” PhD thesis, The Queen’s Univ. of Belfast, May 1993.
[31] R. Walke, DRA Malvern, England, private communication.

Index Terms:
Recursive digital filers, VLSI architectures, design methodology, most significant bit first arithmetic, computer arithmetic, multiply/accumulate algorithms, fine-grained pipelining.
John V. McCanny, Stephen E. McQuillan, "A Systematic Methodology for the Design of High Performance Recursive Digital Filters," IEEE Transactions on Computers, vol. 44, no. 8, pp. 971-982, Aug. 1995, doi:10.1109/12.403713
Usage of this product signifies your acceptance of the Terms of Use.