This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Practical Delay Enforced Multistream (DEMUS) Control of Deeply Pipelined Processors
March 1995 (vol. 44 no. 3)
pp. 458-462

Abstract—The simulated performance of a practical multithreaded mechanism for achieving high utilization of deeply pipelined (> 5 stage) processors is presented. Threads are dynamically interleaved in one pipeline. After each instruction is dispatched, enough delay is introduced so that successive instructions cannot interfere. Four scheduling algorithms, three of which are realizable, are tested on a simple simulated processor. Good pipeline utilization can be achieved even when the number of running threads is less than the number of pipeline stages.

Index Terms:
Efficient control, pipeline utilization, simulation, thread scheduling, multithreaded computers.
Citation:
"Practical Delay Enforced Multistream (DEMUS) Control of Deeply Pipelined Processors," IEEE Transactions on Computers, vol. 44, no. 3, pp. 458-462, March 1995, doi:10.1109/TC.1995.10002
Usage of this product signifies your acceptance of the Terms of Use.