This Article 
 Bibliographic References 
 Add to: 
Synthesis of Delay-Verifiable Combinational Circuits
February 1995 (vol. 44 no. 2)
pp. 213-222

Abstract—We address the problem of testing circuits for temporal correctness. A circuit is considered delay-verifiable if its timing correctness can be established by applying delay tests. It is shown that verifying the timing of a circuit may require tests which can detect the simultaneous presence of more than one path delay fault. We provide a general framework for examining delay-verifiability by introducing a special class of faults called primitive path delay faults. It is necessary and sufficient to test every fault in this class to ensure the temporal correctness of combinational circuits. Based on this result, we develop a synthesis procedure for combinational circuits that can be tested for correct timing. Experimental data show that such implementations usually require less area than completely delay testable implementations.

Index Terms—Testing for timing correctness, path-delay faults, delay-verification tests, primitive path-delay faults, synthesis for delay-verifiability.

[1] D. B. Armstrong,“On finding a nearly minimal set of fault detection tests for combinational logic nets,”IEEE Trans. Comput., vol. C-15, pp. 66–73, Feb. 1966.
[2] R.K. Brayton, G.D. Hachtel, C.T. McMullen, and A.L. Sangiovanni-Vincintelli, Logic Minimization Algorithms for VLSI Synthesis.Boston: Kluwer Academic, 1984.
[3] R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang,“MIS: A multi-level logic optimization system,”IEEE Trans. Comput.-Aided Design, vol. CAD-6, pp. 1062–1081, Nov. 1987.
[4] K.-T. Cheng and H.-C. Chen,“Delay testing for non-robust untestable circuits,”inProc. Int. Test Conf., Oct. 1993, pp. 954–961.
[5] S. Devadas and K. Keutzer,“Synthesis of robust delay-fault-testable circuits: Theory,”IEEE Trans. Comput.-Aided Design, vol. 11, no. 1, pp. 87–101, Jan. 1992.
[6] ——,“Synthesis of robust delay-fault-testable circuits: practice,”IEEE Trans. Comput.-Aided Design, vol. 11, no. 3, pp. 277–300, Mar. 1992.
[7] ——,“Validatable nonrobust delay-fault testable circuits via logic synthesis,”IEEE Trans. Comput.-Aided Design, vol. 11, pp. 1559–1573, Dec. 1992.
[8] N. K. Jha, I. Pomeranz, S. M. Reddy, and R. J. Miller,“Synthesis of multi-level combinational circuits for complete robust path delay fault testability,”inProc. Int. Symp. Fault Tolerant Computing, July 1992, pp. 281–287.
[9] W. Ke and P. R. Menon,“Delay-verifiability of combinational circuits based on primitive paths,”Technical report TR-93-CSE-32, Department of ECE, University of Massachusetts, Amherst.
[10] S. Kundu, S. M. Reddy, and N. K. Jha,“Design of robustly testable combinational logic circuits,”IEEE Trans. Comput.-Aided Design, vol. 10, pp. 1036–1048, Aug. 1991.
[11] W. K. Lam, A. Saldanha, R. K. Brayton, and A. L. Sangiovanni-Vincentelli,“Delay fault coverage and performance tradeoffs,”inProc. 30th Des. Autom. Conf., June 1993, pp. 446–452.
[12] C. J. Lin, S. M. Reddy, and S. Patil,“An automatic test pattern generator for the detection of path delay faults,”inProc. ICCAD, Nov. 1987, pp. 284–287.
[13] C. J. Lin and S. M. Reddy,“On delay fault testing in logic circuits,”IEEE Trans. Comput.-Aided Design, vol. CAD-6, no. 5, pp. 694–703, Sept. 1987.
[14] E. M. Sentovich, K. J. Singh, C. Moon, H. Savoj, R. K. Brayton, and A. Sangiovanni-Vincentelli,“Sequential circuit design using synthesis and optimization,”inProc. Int. Conf. Comp. Des., Oct. 1992, pp. 328–333.
[15] G. L. Smith,“Models for delay faults based on paths,”inProc. Int. Test Conf., Nov. 1985, pp. 342–349.
[16] S. Yang,“Logic synthesis and optimization benchmarks user guide version 3,”Jan. 15, 1991.

Wuudiann Ke, Premachandran R. Menon, "Synthesis of Delay-Verifiable Combinational Circuits," IEEE Transactions on Computers, vol. 44, no. 2, pp. 213-222, Feb. 1995, doi:10.1109/12.364533
Usage of this product signifies your acceptance of the Terms of Use.