This Article 
 Bibliographic References 
 Add to: 
Fault-Tolerant Features in the HaL Memory Management Unit
February 1995 (vol. 44 no. 2)
pp. 170-180

Abstract—This paper describes fault-tolerant and error detection features in HaL's memory management unit (MMU). The proposed fault-tolerant features allow recovery from transient errors in the MMU. It is shown that these features were natural choices considering the architectural and implementation constraints in the MMU's design environment. Three concurrent error detection and correction methods employed in address translation and coherence tables in the MMU are described. Virtually-indexed and virtually-tagged cache architecture is exploited to provide an almost fault-secure hardware coherence mechanism in the MMU, with very small performance overhead (less than 0.01% in the instruction throughput). Low overhead linear polynomial codes have been chosen in these designs to minimize both the hardware and software instrumentation impact.

Index Terms—Coherence, concurrent error detection/ correction, linear polynomial codes, translation lookaside buffers, content addressable memory, memory management unit, fault-tolerant computing.

[1] J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Mateo, Calif., 1990.
[2] S. Lin and D. J. Costello,Error Control Coding: Fundamentals and Applications. Englewood Cliffs, NJ: Prentice-Hall, 1983.
[3] E. Berlekamp,Algebraic Coding Theory, Revised Edition. Agean Park Press, 1984.
[4] D. L. Weaver and T. Germond,The SPARC Architecture Manual, version 9. Englewood Cliffs, NJ: Prentice-Hall, 1993.
[5] E. Killian,“MIPS R4000 technical overview,”inProc. IEEE Hot Chips III Symp., Palo Alto, CA, Aug. 1991.
[6] W. Jaffe, B. Miller, and J. Yetter,“A 200 MFLOP HP PA_RISC processor,”inProc. IEEE Hot Chips IV Symp., Palo Alto, CA, Aug. 1992.
[7] N. R. Saxena,“Error detection/correction synthesis based on prescribed requirements,”Stanford CRC Technical Report in preparation, Apr. 1994.
[8] D. C. Chang and N. R. Saxena,“Concurrent error detection/correction in the HaL MMU chip,”inProc. FTCS-23, June 1993, pp. 630–635.

Nirmal R. Saxena, Chih-Wei David Chang, Kevin Dawallu, Jaspal Kohli, Patrick Helland, "Fault-Tolerant Features in the HaL Memory Management Unit," IEEE Transactions on Computers, vol. 44, no. 2, pp. 170-180, Feb. 1995, doi:10.1109/12.364529
Usage of this product signifies your acceptance of the Terms of Use.